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Two novel monolithic microwave devices are studied. Firstly, a GaAs MESFET is made wide 
enough such tha t distributed coupling effects are observed between the source, gate and drain 
electrodes. Three devices with different electrode geometries are fabricated and characterized 
up to  20GHz. Directional coupling is observed between the source and drain electrodes, the 
directivity of which is tunable with gate bias. High directivity is obtained, comparable with 
commercially available hybrid designs with the added advantage of voltage control.
A quasi-TEM model for the wide FET is developed which calculates the six-port S-parameters 
in terms of electrode geometry and intrinsic FET model parameters. Measured and modelled 
results are compared for the three devices and show good agreement. The model is then 
used to  simulate device performance unaffected by test fixtures and further improvements in 
performance are predicted.
The wide FET is then used in two further applications. Firstly as a Schiffman-type phase 
shifter, here source and drain are shorted to form a meandered coupled line section, where 
variation in the gate bias produces large, continuously variable phase shift. Secondly, two 
wide FETs are configured as a tandem coupler such tha t high backward coupling is obtained, 
this can then be used as the through transm itted path. An integrated design is fabricated 
and reasonable through transmission with high, tunable directivity is obtained.
The second device is a planar Schottky barrier diode. Two reduced size diodes are fabri­
cated : a narrow diode for low capacitance detector applications and a wider diode for higher 
capacitance varactor applications. The devices are up to  fifty times smaller than a shorted 
FET design. Both devices are configured as microwave detectors, the narrow diode exhibits 
good, broadband performance. Five narrow diodes are then integrated as varactors in a 
loaded-line phase shifter and good, continuously variable, fixed time delay performance is 
obtained.
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1.1 T he G rowth o f Microwave Technology
The last sixty years has seen the microwave electronics industry grow into a significant 
sector of the world electronics market [1], [2]. The initial impetus was the need for the rapid 
development of radar during the second world war [3], [4]. It was found tha t the wavelength 
of microwave radiation was such that practical sized antennas could be built from which 
highly directional beams could be used to determine target location [5]. In the 1920-30s the 
development of line-of-sight communication systems was taking place, one of the first systems 
was dem onstrated between Dover and Calais in 1931 [3]. It is well known that the amount 
of information tha t can be transm itted by a communication system is proportional to the 
available bandwidth, thus at microwave frequencies, in the range of 1GHz to 300GHz, large 
amounts of information can be transm itted [5]. For example in 1948 the TD-2 system was 
used as part of the Bell network operating between 3.7 and 4.2GHz with 480 voice circuits, 
by 1974 the TN-1 system had a capacity of 1800 voice circuits [5].
In the 1960s satellite communication began to  develop allowing microwave communication 
between points not in line-of-sight [5]. The first microwave satellite system used the Telestar 
satellite, launched in 1962, to  transm it live television pictures from the U.S. to  Europe. In the
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1980s direct broadcast satellite systems [6] were developed allowing television reception over 
large areas using parabolic antennas with diameters of three feet, operating around 11 GHz. 
Finally today there are a myriad of microwave applications ranging from vehicle collision 
avoidance radar [7], in-car navigation systems [7] to phased array electronically-steerable 
radar [8].
1.2 T he D evelopm ent of GaAs M onolithic M icrowave Inte­
grated Circuits
One of the main features of the growth in microwave electronics, as was witnessed in digital 
electronics, was the constant reduction in circuit size and increase in circuit through-put, 
leading to dramatic reductions in unit costs [9]. The first microwave systems used two- 
wire, and coaxial transmission lines, later, hollow pipe waveguides [3], [4] came in to use. 
Waveguides could carry hundreds of watts to an antenna with very little loss and were used 
extensively in radar systems. Waveguides are still popular today as means of transm itting 
very high powers, however, on the receiver side, where the powers are much lower, different 
transmission technologies could be employed. One of the first reduced size transmission line 
technologies was a flat strip coaxial transmission line used by Rumsey and Jamieson discussed 
by Barret [10]. This evolved into the microwave printed circuit as reported by Barret and 
Barnes [11]. Soon after this Greig and Engelmann [12] announced the Microstrip, which 
used a thin strip conductor supported on a dielectric substrate above a ground plane. Using 
this structure, components that previously had dimensions of the order of centimetres were 
reduced to millimetres, thus components such as couplers, filters and antennas could be 
designed on a very small scale.
Around the same time as these reduced size microwave circuits were being produced the 
bipolar transistor first proposed by Shockley in 1949 [13] and later the field effect tran­
sistor [14] were in production and available in chip form, which was compatible with the 
microstrip transmission medium. This led to the development of the microwave integrated
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circuit (MIC), where semiconductors are mounted upon the microstrip substrate together 
with passive components to  form microwave modules with much reduced size compared to 
their waveguide or coaxial counterparts [15]. By the mid-1960s complex transmit-recieve 
modules were being produced for phased array applications by companies such as Texas In­
struments under the MERA (Molecular Electronics for Radar Applications) initiative [15]. 
By 1968 over 600 S-band phased array modules had been produced by Texas Instruments, 
in what is believed to  be the first time MICs had been made in such quantities [15].
The MERA initiative had grown from ideas first postulated by Von Hippel [16] in the early 
1950s, concerning molecular engineering. The idea of an electronic circuit as a solid block 
was also postulated by Dummer [17]. Von Hippel [16] suggested tha t materials should be 
designed to perform specific functions, rather than use standard materials and states : “... we 
can dream up completely new devices” . These ideas led the U.S. Air Force to define a new 
technology termed Molecular Electronics, which eventually spawned the MERA program.
The MERA program led a number of workers to patent devices to be used as part of a radar 
system including mixers, phase shifters and amplifiers [15]. The key feature of these devices 
being tha t both semiconductors devices and passive components such as transmission lines 
were integrated on the same substrate. The term monolithic, meaning “one rock” became 
used for these type of circuits, in which the whole circuit was fabricated using one process 
and the term monolithic microwave integrated circuit (MMIC) began to be used [15]. Of 
these workers Hytlin studied the properties of the microstrip line on a silicon substrate [18] 
and a number of silicon MMICs were developed. However, these circuits were plagued by 
problems associated with the low resistivity of the processed silicon substrates.
Gallium arsenide (GaAs) had been suggested as a material for depositing germanium upon 
to form transistors, since the GaAs transistor was proving to  be a problem [19]. Hytlin 
filed a patent in 1966 for a MMIC containing a Gunn oscillator, transmission lines and a 
balanced mixer all integrated on GaAs [19]. The key development, however, in the use 
of GaAs MMICs was the Schottky barrier MESFET. Around 1966 this device was being
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developed by a number of workers, Mead et al [20], Turner et al [21] and workers at IBM 
Zurich. The device eventually yielded 6dB gain at 10GHz [19]. Thus all the elements were in 
place to fabricate GaAs MMICs, however, it was not until 1976 tha t Pengelly and Turner [22] 
reported the first X-band fully monolithic amplifier.
The following years witnessed a rapid growth in the GaAs MMICs market where, for example, 
hundreds of identical chips were used in phased array applications [19]. In 1984 Plessey 
Caswell set up the first GaAs IC foundry solely devoted to analogue ICs [21], it is this 
foundry tha t is used for the fabrication of devices studied in this work. In more recent years 
large U.S. military programs such as MIMIC (Microwave and Millimetre Wave Integrated 
Circuits) [23] have realized, high performance, repeatable and affordable GaAs MMICs in 
large volumes.
1.3 D evices Studied
In this work two types of monolithic device are investigated. Firstly, three very wide 
(~1.5mm) GaAs MESFETs are configured as six-ports where the source, gate, and drain elec­
trodes are considered as coupled microstrip transmission fines. The FETs are wide enough 
such tha t distributed coupling effects can be observed between the electrodes. It is found 
tha t directional coupling is exhibited and the characteristics of the directional coupler can 
be controlled by the applied gate bias.
Secondly, two planar Schottky barrier diodes are fabricated using standard foundry tech­
niques. The two devices have different junction widths, one device has a wide junction, 
~115/xm, for use in varactor applications and the other has a narrow junction, ~19/zm, for 
low capacitance detector applications.
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All devices studied have been fabricated at GEC Marconi Materials Technology Ltd (GMMT), 
Towcester, UK, through a SERC initiative and a Eurochip quota award. The initial devices 
where designed using the GMMT F14 process, later devices used the F20 process. The differ­
ences between these processes are the introduction of through substrate vias and a reduction 
of gate length from 0.7fim  to 0.5/mi in the F20 process. This gives usable FET performance 
to 20GHz.
A detailed description of the process is given in the foundry design guide [24], a brief de­
scription of the main features will be given here. The F20 process is a 14 layer, ion-implanted 
process, on 200/zm gallium arsenide. The process uses three metal layers : metal 1 (M l) 
defines ohmic contacts, metal 2 (M2) defines Schottky barrier contacts for the FET gates 
and is used as a first level interconnect, metal 3 (M3) defines the second layer interconnects. 
M2 and M3 layers are separated by two dielectric layers, Nitride and Polyimide, allowing 
the formation of metal-insulator-metal (MIM) capacitors. Spiral inductors are defined in M3 
with an M2 underpass. Resistors are defined by making ohmic contacts to  ion implanted 
regions. Finally the whole circuit is passivated with a second nitride layer. Using this process 
all standard lumped elements and transmission lines, together with FETs can be defined, 
allowing the design of MMICs to 20GHz.
1.4 M otivation  for T his Work
The description above illustrates the very flexible environment which the MMIC process 
offers the microwave engineer. The engineer is no longer constrained to one metal layer 
interconnecting discrete devices, but can create multilevel designs, for example, the stacked 
spiral inductor, where both M2 and M3 layers are spiralled to  give very high inductance 
values [24] or thin film microstrip [25], where M2 is used as a ground plane for M3 to create 
very low impedance microstrip lines. In this work the availability of a Schottky contact 
layer is used to combine standard passive devices with active devices to  create new, tunable 
monolithic microwave devices. Tunability is a great asset for monolithic devices since post-
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fabrication tuning or “tweaking” , once an essential art for the microwave engineer, is virtually 
impossible with standard MMICs. Other workers have used similar ideas to fabricate tunable 
phase shifters [26] and attenuators [27].
The monolithic microwave process is opening up new horizons to the microwave engineer, be­
yond merely transferring standard lumped circuits onto GaAs but in the words of Von Hippel, 
used in the 1950s at the inception of monolithic circuits : “ No longer shackled by avail­
able materials and empirical performance characteristics, we can dream up completely new 
devices” .
1.5 T hesis Structure
Chapter 2 of this thesis reviews methods for analysing wide FET structures. A quasi- 
TEM model for a wide FET structure is developed, allowing the six-port S-parameters to 
be calculated in terms of the wide FET electrode geometries and the intrinsic FET model 
parameters. A number of improvements are introduced to the model and measurement test 
fixture parasitics are also included.
Chapter 3 discusses a number of measurement issues relating to the measurement of active 
multiport devices. Included are multiport device measurements using a two-port network 
analyser, biasing of active devices, on-wafer probing and the evaluation of the measurement 
test fixtures.
Chapter 4 presents detailed measurements and modelling of an initial wide FET structure, 
configured as a four and six-port directional coupler. The three coupled microstrip line anal­
ysis used as a basis for the wide FET model is validated by comparison with other workers’ 
data and is compared with measured data for passive three coupled microstrip lines. The 
wide FET structure is then fully characterized using preliminary test fixtures. Measurements 
using improved test fixtures are then shown and these are compared to modelled results. Six-
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port measurements are then presented and these lead to improvements in the model. The 
wide FET structure is shown to exhibit backward coupling between source and drain lines, 
the directivity of which can be controlled by the d.c. gate bias, resulting a tunable directivity 
coupler.
In chapter 5 two further wide FETs with different electrode geometries are characterized and 
measured and modelled results are shown and compared with the initial FET design. Finally, 
further improvements to the model are implemented and measured and modelled results are 
shown for all three wide FET structures. The model is then used to simulate the perfor­
mance of the wide FETs with low inductance connections and high, tunable directivities are 
predicted.
Chapter 6 presents two further applications using a wide FET as the basic element. Firstly, 
the model developed in chapter 2 is used to predict the device performance when configured as 
a phase shifter and reasonable performance is predicted. A wide FET is then configured as a 
phase shifter and the measured and modelled results show reasonable agreement. Secondly, 
the model is used to predict the performance of two wide FETs connected as a tandem 
directional coupler so as to increase the through transmission of the coupler. Two FETs are 
then configured in tandem and improved through transmission is observed. A fully integrated 
design is then carried out with two wide FETs on one chip and reasonable performance is 
obtained.
Chapter 7 presents results for two planar Schottky barrier diodes with different junction 
widths. One device has a wide junction ~  115/Ltm for varactor applications and the other 
has a narrow junction ~  19/zm for low capacitance detector applications. The diodes are 
characterized at d.c. and microwave frequencies. The narrow and wide diodes are modelled 
using a simple diode model to obtain estimates of the junction capacitance. Both diodes 
are then configured as detectors, their performance is compared and the narrow diode is 
shown to exhibit good detector performance. An integrated loaded-line phase shifter is then 
designed and fabricated using five narrow diodes in parallel. The measured results show
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good fixed time delay performance, ideal for phased array applications.
Finally chapter 8 presents the conclusions of this work and suggests future work and other 
possible applications for the devices studied.
C hapter 2
T heoretical A nalysis o f a W ide  
FET
2.1 Introduction  and R eview  of R elated  Work
Wide FETs have been of interest for many years. Initial interest was in Travelling Wave 
FETs (TW Fs) [28], where a FET structure is made wide enough such tha t a growing wave 
can propagate along the device producing very broadband gain. Although this work is not 
concerned directly with these devices, it is useful to discuss them  since they show the possible 
forms of analysis available for the general wide FET structure. The main differences between 
a TW F analysis and the analysis required in this work is tha t the FET will not be biased 
in the drain-source sense, thus no current source will be present in the output and tha t 
the source is not grounded, thus a full three-line analysis is required. Other workers have 
analysed wide FET-type structures [27, 29] tha t have application as variable attenuators and 
phase shifters, but these are in coplanar configurations where the source and drain contacts 
are considered as being grounded. Wide FETs with dual gates have also been analysed as 
coupled coplanar lines for voltage variable coupling applications, again with source and drain 
considered grounded [30, 31]. To the author’s knowledge this work is the first analysis of a 
wide FET structure in a “switching” type of configuration, where neither source nor drain 
are grounded and no drain-source bias is present. The analyses discussed here fall into two
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broad categories : quasi-TEM analysis and full wave analysis, this work uses a quasi-TEM 
analysis, thus the merits of the two approaches will be discussed, and reasons for the choice 
of analysis technique will be given.
One of the first quasi-TEM analyses was carried out by Mclver [28]. Here a distributed 
model of a MOSFET structure is used with input and output transmission lines having 
inductance and capacitance per unit length. The lines are coupled by a distributed current 
source. The voltage and currents on the output line are then found by integrating along 
the device. A set of differential equations can then be obtained, relating output current 
to input voltage, hence the gain of the device can be obtained. A more complete analysis 
of a true MESFET structure is given by Podgorski [32]. Here voltage Green’s functions 
are used to solve for the voltage and current on the output transmission fine in terms of 
the distributed, dependent current sources on the output line. An alternative analysis is 
performed by Wei [33] on a different TW F structure. A coupled mode method is used where 
a pair of coupled differential equations are obtained for the voltage on the gate and drain 
fines. Boundary conditions at the fine terminations are then imposed and the gate and drain 
voltages can be obtained in terms of transmission fine constants and distance along the 
device. A complete three-fine structure analysis was carried out by Holden et al [34]. Firstly 
the inter-electrode capacitances for the three-line system are calculated using a Green’s 
function method, from these passive, distributed adm ittance and impedance matrices can 
be derived. An active adm ittance matrix for the device is then obtained by calculating the 
admittance parameters of the standard FET model in terms of the three electrodes. The 
passive and active adm ittance matrices can then be added to give a complete model for the 
device. Kirchoff’s voltage and current laws are then applied to  a small element of fine Ax 
and transmission fine equations relating voltages and currents on all three fines are obtained. 
These equations are combined to solve for voltage and current, they show tha t three possible 
modes can exist on the structure. Knowledge of the voltage and current on the fines then 
leads to calculations of the scattering parameters for the device. A similar analysis technique 
is used by D ’Agostino et al [35]. The capacitance m atrix is calculated using the moment 
method [36]. The standard transmission fine equations are solved using Laplace transforms
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and the scattering param eters are obtained from the open-circuit impedance matrix.
Although these quasi-TEM analyses give reasonable results, the limitations of the techniques 
must be considered. The wide FET is essentially a microstrip coupled line structure and 
because the metallic conductor is supported by a dielectric, the medium of the transmission 
line is inhomogeneous. At the air-dielectric interface, because of field continuity, components 
of electric and magnetic field exist in the direction of propagation, thus TEM propagation 
no longer exists. The quasi-TEM approximation assumes these components to be small 
compared to  those th a t exist beneath the conductor, full wave analyses have shown this 
to  be a reasonable assumption [37]. The non-TEM propagation on microstrip also leads to 
dispersion where the propagation constant and characteristic impedance vary with frequency, 
thus at high frequencies ( >  10GHz) dispersion models may be required to improve the quasi- 
TEM model [37].
The other main approximation of quasi-TEM analyses is th a t the cross-sectional dimensions 
of the transmission line structure are small compared with the propagating wavelength [37], 
if this is the case the fields can be assumed to be those of the static, non-time varying case, 
commonly referred to  as the quasi-static approximation. Since this work deals almost exclu­
sively with monolithic structures, where the cross-sectional dimensions are extremely small, 
this is a reasonable assumption. Another m ajor limitation to  the quasi-TEM approximation 
is th a t of higher order modes. Above a certain frequency the microstrip structure can sup­
port waveguide modes and surface modes, whose propagation characteristics are radically 
different from quasi-TEM. Above the cut-off frequencies of these modes power can be coupled 
into these modes, especially when discontinuities are present, resulting in non-quasi-TEM 
behaviour. Microstrip structures axe generally operated below the cut-off of these modes, 
expressions for the cut-off frequencies are given by G upta et al [37]. Higher order modes oc­
cur when the dimensions of the cross-section of the transmission line structure are no longer 
small compared to  the propagating wavelength, since the quasi-static approximation is valid 
for the structures analysed in this work, the effect of higher order modes should be minimal. 
Another effect not accounted for by a quasi-TEM analysis is tha t of skin depth. This is where
2.1 In troduction  and R eview  o f R elated  W ork 12
as the frequency increases, the current flowing in a transmission line is no longer distributed 
evenly across the conductors, the current tends to concentrate at the surface producing an 
increase in effective resistance [5]. At microwave frequencies the skin depth can be very 
small, for example, with gold at 10GHz the skin depth is 0.79//m [38]. The skin effect can 
be included in a quasi-TEM analysis by giving the series resistance of the transmission line 
the appropriate relationship with frequency.
Full wave analyses are much more rigorous, they can calculate the fields for all the possible 
modes of the structure and account for dispersion effects. One of the first full wave analysis 
of a FET structure was carried out by Heinrich [39]. A mode-matching technique is used [40], 
in this analysis the FET structure is divided up into a number of regions and the electric 
and magnetic fields are represented in each of the regions as infinite sums of their eigenfunc­
tions [41] with unknown coefficients. Each eigenfunction represents an Hz or Ez eigenwave. 
Boundary conditions are then introduced and an infinitely homogeneous system of equations 
is produced, the solution of which yields the propagation constants for the structure.
Although a full-wave approach would yield very accurate results, it requires detailed knowl­
edge of the structure, doping levels and conductivities of the FET, these are not easily 
obtainable from competition conscious manufacturers. FET data  is more commonly avail­
able in terms of equivalent circuit models which immediately points to the use of quasi-TEM 
analyses. Indeed, Heinrich himself goes on to published an equivalent circuit analysis [42] 
based on the full-wave analysis as a more practical approach. Thus, initially a quasi-TEM 
approach was taken, if this proved to be inaccurate or unable to model the device adequately, 
a more detailed approach would be investigated.
In this chapter a model for the wide FET structure is developed. The analysis is based on 
the work of Holden et al [34], combined with two and three line analyses by Tripathi [43, 
44, 45, 46, 47] and Gunton et al [48], this chapter shows in detail how the full six-port, arbi­
trarily terminated, S-parameters for a wide FET structure are obtained from the electrode 
geometries and the intrinsic FET model parameters.
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Firstly, tlie six-port S-parameters of a symmetrical three coupled line system are derived 
solely from its transmission line parameters : the series impedance and shunt admittance 
matrices (immittance param eters). Thus to model the complete wide FET structure we are 
required to find its im mittance parameters. These are found from a combination of the pas­
sive, coupled line immittance param eters for the FET electrodes and the admittance m atrix 
obtained from the lumped element FET model. It is well known tha t the lossless, passive 
coupled line im mittance param eters can obtained from the inter-electrode capacitances of 
the system [49], with and without dielectric, these will be calculated using the resistive net­
work analogue technique [50], [51]. This method will be described and compared with other 
possible techniques. The equivalent circuit used to model the intrinsic FET will then be dis­
cussed, initially a basic model is proposed, a number of modifications are later introduced to 
give an improved model. The adm ittance parameters for the intrinsic FET are then derived 
and assumptions made in the derivation are discussed. Finally a method for the inclusion 
of the effect of external parasitics, introduced by the MMIC test fixture will be presented, a 
number of other methods will also be described and the relative merits of each discussed.
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2.2 A nalysis o f Three Coupled Lines
This analysis uses a coupled mode method [43, 44, 45], where propagation on the structure 
is described in terms of modes. For a system of N conductors, N -l modes are found to 
exist, each with its own characteristic field distribution. The type of equations tha t describe 
these modes and which will be developed in this section are used throughout engineering 
mathematics, the solutions obtained here are known as the normal modes [41] because the 
eigenvectors th a t represent the field distributions are orthogonal or normal to  each other. 
All possible solutions can be found from linear combinations of the normal modes.
The system of coupled transmission lines is modelled in terms of their distributed, self and 
mutual capacitances and inductances (immittance param eters) per unit length, in the lossless 
case. The standard telegraphers equations are then derived by applying Kirchoff’s laws to a 
vanishingly short length of the coupled transmission lines. The to tal voltages and currents 
at any point on the lines are then obtained in terms of the immitances param eters. From 
these equations, the propagation characteristics of each of the modes can be found. The 
propagation characteristics are known as the normal mode parameters [43, 44], they include 
the propagation constant of the mode and they will be described in detail in this section. 
Using the normal mode parameters, the propagation characteristics for each of the modes 
on each of the lines can be described as if it were a decoupled transmission line. Reflection 
and transmission coefficients can then be defined for each of the modes on each of the lines 
and from these the S-parameters can be obtained.
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A system of three coupled lines is shown in figure 2.1.
Figure 2.1: Three coupled microstrip lines 
The telegraphers equations [37] are found to be
~ l[ t  ~  Z \ \h  + Z \2h  +
= Z n h  + Z22/ 2 +  (2.1)
=  Z31 h  + Z3 2 I2 +
Where V{ and /, are the total instantaneous voltage and current at any point on line i and 
where the are the self and mutual impedances per metre and in the lossless case
Zij — jtoLij (2 .2 )
Where the L{j are the self and mutual inductances per metre.
This can be written in matrix form
d\V]
dz = [Z][/] (2.3)
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A similar expression can be written for the currents
^  =  P i t n  (2-4)
Where the Yij are the self and mutual admittances per metre and in the lossless case
Yij = jwCij (2.5)
Where the Cij are the self and mutual capacitances per metre.
If equation 2.3 is differentiated with respect to z  and the result substituted in equation 2.4, 
equation 2 .6  is obtained
^  =  [Z][Y][V] (2 .6 )
If the form of V{ is assumed to be V  =  V$e 1Z - a standard solution to  this type of problem, 
where 7  is known as the propagation constant for the line, then equation 2.7 follows
7 2[F] =  [Z]{Y][V] (2.7)
Defining
And
Then equation 2.7 becomes 
And rearranging
7 2 =  A (2.8)
[Z)[Y] =  [P] (2.9)
HV] = [P][V] (2.10)
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([P] -  A[tf])[V] =  0 (2.11)
Where [U] is the identity m atrix which is a m atrix of the same order as [P] but with all 
elements equal to zero except for the leading diagonal which are equal to one.
This is a standard form known as an eigenvalue problem and requires the solution of a set 
of linear simultaneous equations in V . If there are i equations it can he shown th a t there 
are i values of A for which equation 2 .1 1  holds, these are known as the eigenvalues . In this 
case the eigenvalues have physical significance : equation 2 .8  shows tha t they are in fact the 
square of the propagation constants, 7 Thus the three different eigenvalues produce three 
different propagation constants for the set of lines in figure 2.1 . This leads to  the idea that 
there are three different modes of propagation for the lines, these will be denoted a, 6 , c. 
Mode a is an odd mode, mode b is an even mode and mode c is term ed a bulk mode since the
voltage distribution is relatively constant across the whole or bulk of the structure. For the
case of three equal width lines the voltage distributions of the modes are shown schematically 
in figure 2 .2 .
  Mode c
 Mode b
 Mode a
Line 1 Line 2 Line 3
v \\ \ \ \\ \ \V \ \ \ \ \ \ \ \\ \ \ \ \ \ \ \^
Figure 2.2: Voltage distributions for the three modes on three equal width microstrip lines
If the A,- are substituted back into equation 2 .1 1 , then what are known as the eigenvectors 
of equation 2 .1 1  are obtained and these in fact show the voltages tha t exist on the three lines 
for each of the 7 These eigenvectors represent the field distributions across the three lines 
for each of the possible modes tha t can propagate.
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Thus the initial task is to find the eigenvalues and eigenvectors. The procedure for this is
given in [52] and basically requires the solution of
DET{[P] -  X[U]) = 0 (2.12)
Where DET means the determinant of a matrix. Equation 2.12 is known as the Characteristic 
Equation. This type of equation can be solved relatively easily using standard computer 
routines.
From these eigenvalues, eigenvectors are obtained which are the voltage solutions for each
of the modes and it can be shown that they have forward and backward wave components.
The to ta l voltage on line 1 of the system, obtained by superimposing the three modes, is
Vi = A Xae - T ’ +  A 2ae ^ z + A u e~7tl + A tbe+™ + A lce~7‘z + A 2ce+7*z (2.13)
Where the A \x and A<ix are the voltage amplitudes of the forward and backward waves of 
mode x respectively.
The eigenvectors from equation 2.11 interrelate the mode voltages on each of the lines, if 
they are normalized with respect to the mode voltages of line 1 , the to tal voltages for the
three lines can be w ritten in m atrix form
M  = [U „ ]p i]  +  [A2]] (2.14)
where
/  Aloe -™  +  A 2ae+t° z \
P i ]  + [A2]] = Ait,e~ybZ + A2ie+7>z
\  AXce~7cZ +  A2ce+7cZ )
(2.15)
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And where [V] is the 3 x 1  m atrix of to tal voltages and [i2vj is the 3 x 3  m atrix of normalized 
eigenvectors, for the case of symmetrical lines, (width line 1 =  width line 3) they are found 
to be
1 1 1
[Rv] = 0 Rvb Rye
- 1 1 1
(2.16)
where R vb and R vc are the ratios of the mode voltages on line 2 to  lines 1 and 3 (mode 
voltage ratios).
Defining mode admittance as the ratio of mode current to  mode voltage and
[Ai -  A 2]x = A lxe~',lZ -  A 2xe+-<*z (2.17)
It follows tha t
h  =  -  A2l  + Y£[Ai  -  A2]b + YSlA i -  A2]c
h  = RvbY£[A  1 -  A2]b + RvcYglAr -  A2]c 
h  = -Y S [A b -  A2]„ + Y ^  -  A2]b + Y^lA t -  A2]<
And in m atrix form
(2.18)
m  = [ [ a « ] .[ r “] ] p 1] - [ A 2]] (2.19)
Where [I] is the 3 x 1  m atrix of to tal currents, [Ym] is the 3 x 3  m atrix of mode admittances, 
[Ai] and [A2 ] are the 3 x 1  matrices of voltage mode amplitudes, the negative sign of the 
backward wave is required if this is to be a solution of equations 1 and 2  ( • implies multi­
plication of the individual elements of the matrix, i.e. if [c] =  [a] • [6], then cn  =  a n  * bn). 
If equation 2.19 is differentiated with respect to z then we obtain
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^  = -{[R v]*[Ym]]b][A1 + A 2] (2.20)
where [7 ] is the 3 x 3  diagonal m atrix of propagation constants.
If equations 2.20 and 2.14 are substituted in 2.4, equation 2.21 is obtained
[£ v ]* [ rm][7] =  [1 1 * [ £ J  (2 -2 1 )
Expressions for [ Y m ]ij can now be written, and since each mode on each line is now expressed
independently, not in the coupled form of equation 2.7, the mode impedance is simply the
inverse of the mode admittance, [ Z m ]ij  =  the expressions are given here
_ 7m  _
~  a3 ~
7a 
Y u  - Y 1 3
ZR
_ '7 m  _
~  63 “
76




2 Y i2 + R vbY2 2
Z S
_ 7m  _
~  Z c3 —
7c





The normal mode parameters for three coupled symmetrical lines have been derived in 
terms of the transmission line parameters, they are : the propagation constants, the mode 
impedances and the mode voltage ratios. Each of the lines can be regarded as a decoupled 
transmission line, propagating three different modes, the amplitudes of which are defined 
by the normalized eigenvectors. Thus reflection and transmission coefficients for each of the 
modes on each of the lines can be derived [53] as
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■^m')sinh( j xl)
Txk = ------------------- # ----- ^----- ;----------  (2.23)
2cosh(jxl) “I- ( “I- ) s in h ( jxl)
T*k = ------------------- pa-----------------------  (2.24)
2cosh(~/xl) +  ( - ^  +  z £r )s inh( jxl)
W here x denotes the mode, a, b or c; k, line 1, 2 or 3; Z™fc, the mode impedance and Zk the 
line terminating impedance.
It can be shown [44] tha t the ratio of the mode impedances for lines 1 and 2 or 2 and 3 is a 
constant for each of the modes, the relationship is shown here
Zb2 Z c2 R VbRVC / 0
Z * =  ^  = — 2 —  (2'25)
For the symmetrical case, a mode impedance for mode a, the odd mode, is undefined on line 
2 because there is a zero of both mode current and mode voltage on this fine. This constant 
impedance ratio for both modes allows the choice of term inating impedances which greatly 
simplifies the analysis. Gunton and Paige [48] introduced this concept known as non-mode- 
converting terminations. If the terminating impedances are chosen in this constant ratio it 
can be readily shown tha t the reflection coefficients for one mode are the same for each of 
the fines, using the above notation
Txi =  1 x2 =  Tx3 (2.26)
This implies tha t when a mode propagating on the structure is incident upon the fine termi­
nations the reflected wave is of the same mode, i.e. no mode conversion occurs. Thus with 
these terminations only the normal modes of the structure will be present.
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A modal analysis can now be used to find the S-parameters of the system. S-parameters 
(Scattering parameters) are defined in terms of power waves [53, 54], which are the standard 
travelling voltage and current waves used in transmission line analysis, but normalized to 
square root of the port impedance. They are most useful in microwave circuit analysis, 
where power transmission is of the utm ost importance and open and short circuits used in 
the definition of other circuit parameters are difficult to realize.
For this modal analysis unity voltage wave is imposed on port 1 of the device. A unity voltage 
wave is realized by a linear combination of the normal modes. This linear combination is 
then imposed on the structure and since the reflection and transmission coefficients for each 
of the modes on each of the fines has been defined, the scattering param eters for the structure 
can be obtained. Thus initially the linear combination of the normal modes to  give unity 
voltage wave at port 1 is calculated. Defining the incident and reflected voltage waves of 
mode x as V *  and V ~ , respectively, defining the to tal incident voltage wave at port k as 
Vyk and using the normalized eigenvectors from equation 2.16, the voltage waves incident 
on the three ports can be written as
V f1 = V+ + V+ + V+ (2.27)
V&  =  R vbV+ + R vcV+ (2.28)
V & = ~ V +  + V+ + V+  (2.29)
Setting =  1 and V f2 — =  0, gives |  and
V ?  =  (2.30)
■ttyb
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Substituting in equation 2.27
-  S S T T G  ( 2 M )
- R x 
2(Rvb — R VC)Vb =  FTB (2-32)
Using the reflection coefficients from equation 2.23, the reflected voltage wave for ports 1 
and 2  are
• S ' T  ( 2 S I )
RvbR vc -p , RvcRvb
2 (R vb — R vc) 6 2(Rvb — R vc)
V ~2 = - — p b- LvF-— Tb +  0^ - -e (2.34)
The definition of an incident power wave at port i is [53]
y/Zoi
and for the reflected power wave
V-+
ai =  —F=  (2.35)
*< =  - ^ =  (2-36)
V ̂ oi
Where Z 0i is the impedance ‘seen’ looking out of port i.
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Scattering parameters are defined as [54]
Si j  = - 1  (2.37)a,-
Thus for 5 n ,  since =  1, equation 2.38 follows
c _  EfL______ ^ vc t  j ______________~p /9 oO\
b11 2 2(Rvb- R vc) b 2(Rvi, —  R vc)
However for S 21 since Z Q\  ^  Z Q2 , equation 2.39 is obtained
C  —  f  R y b R y c  -p , R y c R y b  -p \  /  Z q I  ( n  Q Q \
2 1  2 ( R y b - R y c )  b 2 ( R v b - R y C) c ) H  Z o 2 j
Remembering tha t non-mode-converting terminations have been used and tha t
Zol
Zq2 R y b R l
Equation 2.41 can be written
(2.40)
■Sm = (r* -  Te) y l - * ^ J—L—  (2 .41)
Z yltfyb ftycj
The remaining S-parameters are defined in a similar manner and are given in appendix B.
The S-parameters for the three-line symmetrical case have been defined for the case of non­
mode converting terminations. These need to be redefined in terms of the more usual 5011
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terminations. This is achieved using an impedance renormalization procedure outlined by 
Tripathi [46].
Thus the S-parameters for three coupled symmetrical transmission lines with arbitrary ter­
minations have been derived from the distributed impedance and adm ittance matrices for 
the structure. This analysis is for the general lossy case which results in complex normal 
mode param eters, thus the FET intrinsic resistances and electrode series resistances can be 
included in the derivation of the distributed immittance parameters.
In the next section the method used for calculating the im mittance param eters of three 
passive coupled microstrip lines will be shown.
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2.3 T he D istributed  Im m ittance M atrices for T hree Cou­
pled M icrostrips
2 .3 .1  In tr o d u c tio n
In the previous section the S-parameters for the general symmetrical three-line system were 
derived from the distributed admittance and impedance (immittance) matrices for the struc­
ture. In this section methods for the calculation of these matrices will be assessed and the 
chosen method described in detail.
This section will deal solely with the lossless case, the addition of resistive losses will be 
discussed in later sections. Since this is the lossless case, equation 2.5 shows tha t the ad­
m ittance m atrix is completely defined by the capacitance m atrix  for the conductor system. 
Under the quasi-TEM approximation it well known [49] th a t the inductance m atrix and 
hence the impedance m atrix can be found from the capacitance m atrix with the dielectric 
removed from the structure. Thus the passive coupled line system is completely character­
ized by the with and without dielectric capacitance matrices. It should be noted tha t the 
capacitances in the m atrix of equation 2.5 are to tal capacitances, tha t is
C u  =  Cb  +  C21 +  C31
C22 =  c'22 +  C'21 +  C23 (2.42)
C21 = ~C'21
Where the C[- are the individual inter-electrode capacitances. The other capacitances follow 
in a similar manner. The first method discussed below calculates individual capacitances
whereas the following two methods find the to tal capacitances.
There are a number of approaches tha t can be adopted for the calculation of inter-electrode 
capacitances tha t range from closed form expressions derived from purely analytical tech­
niques such as conformal mapping [55, 37] which can be evaluated easily and quickly using 
personal computers, through finite difference techniques [56, 57] which require large amounts 
of computing power and storage, to  more efficient numerical techniques such as the spectral
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domain method [58].
The closed form approach has not been explicitly derived for three coupled microstrip lines 
to  the authors’ knowledge. Mohammed [31] has analysed three coplanar strips, but with no 
ground plane present. This approach required the combination of single line, and asymmet­
rical line results, together with some approximations in order to calculate the capacitances 
simliar to tha t taken in [59]. One of the main drawbacks of this method was that expressions 
for the characteristic impedance of the individual lines were required, again closed form ex­
pressions were used, however the dimensions of the wide FET structure tended to  be outside 
the range of reasonable accuracy, especially for the very short gate line. A number of ap­
proximations were required. Firstly when dealing with asymmetrical lines, the capacitance 
was obtained by taking the geometric mean of the capacitance for the two different widths. 
Also, in extending the two line expressions to three lines, no interaction of the central line 
with the capacitance between the outer lines had to be assumed. Initial investigations into 
this method found very poor agreement with mode impedances calculated by other work­
ers [60, 61]. Other approaches were then looked at for more accurate results.
Finite difference methods are the least analytical and require large amounts of computing 
power and time [62]. The finite difference method is one of the oldest numerical methods 
for solving differential equations, one of the simplest applications is the solution of the two 
dimensional Laplace equation, from the solution of which, the inter-electrode capacitances 
of microstrip coupled lines can be found. The two dimensional Laplace equation is shown 
here
d2v d2v _  
dx2 dy2
(2.43)
In order to  obtain boundary conditions required to solve the problem the microstrip structure 
is placed in a metallic “box” . To apply the finite difference technique the region defined by 
the box is discretized into a number of small, square regions, the corners of which define the
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mesh or node points. The voltage at any node point can then be defined in terms of the 
voltage at an adjacent point using a Taylor expansion[56]. A typical grid point, not near 
any metallic boundaries, will have four adjacent points, if the Taylor expansion for each of 
these points is summed, it can be shown tha t [56, 57] tha t the voltage at the central points 
is the average of the four surrounding points i.e. if o is the central point, and a , 6 , c and d 
are the surrounding points we have
va +  vi, +  vc +  Vd =  4v0 (2.44)
From a knowledge of the boundary conditions, the voltage at all node points can be found, 
from this the capacitance can be determined. The Taylor series used are truncated after 
terms in h2, where h is the grid spacing, terms in h4 are assumed to be very small, thus the 
grid size must be chosen such tha t this is the case.
A more numerically efficient technique is tha t of the spectral domain method [58, 63]. Ini­
tially this was a quasi-TEM technique but has been extended to  account for the non-TEM 
dispersive nature of microstrip [40]. Here, the quasi-TEM technique will be discussed. The 
method uses a variational technique, this requires an expression which is at a stationary value 
when the desired function, in this case the scalar potential is a solution to the problem, i.e. a 
solution to  Laplace’s or Poisson’s equations. Because the expression is at a stationary point, 
often a minimum, a series of trial functions for the unknown function can be tried until 
convergence at the minimum is obtained. In the spectral domain method the variational 
expression is arranged in terms of the inverse of the transmission fine capacitance, in this 
case when the expression is at a minimum, a lower bound on the line capacitance is found, 
this in tu rn  gives and upper bound to  fine impedance. The main feature of this method is 
that Fourier transforms are used to  simplify Poisson’s equation from a partial differential 
equation in the spatial domain, to an ordinary differential equation in the spectral or Fourier 
domain. A variational expression in the spectral domain is then obtained, trial functions are 
obtained for the charge distribution on the strip and a lower bound on the capacitance is
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found.
Of these two la tter methods the finite difference technique was investigated initially since it 
was felt th a t this approach, being more general would allow different conductor geometries to 
be analysed more easily, for example finite thickness conductors and more realistic conductor 
geometries such as trapezoidal conductors, caused by the etching techniques used to define 
the FET electrodes. It was also felt tha t it would be more straightforward to extend finite 
difference techniques from one to three coupled lines and moreover, a method th a t reduced 
the amount of computation time for the finite difference technique was obtained [50] and 
had been used successfully by other workers for two and three coupled lines [64, 65, 59].
2 .3 .2  T h e  R e s is t iv e  N etw o r k  A n a lo g u e  T ech n iq u e
Introduction
The finite difference approach used is known as the resistive network analogue (RNA) tech­
nique [50, 51], although not widely used, this technique has shown to be reasonably accurate 
and computationally efficient by those who have employed it [50, 59, 64, 65, 6 6 , 67, 6 8 ].
It was well known at the beginning of the twentieth century th a t the potential distribution 
around a set of metallic conductors could be found using the electrolytic tank method [69]. 
This method uses the fact tha t if the dielectric surrounding the conductors is given a small 
conductivity, then the current distribution tha t exists between the conductors is exactly anal­
ogous to  the electric field for the lossless dielectric case [70]. These ideas led other workers, 
notably Kron [71], to look at the solution of more general differential equations by means 
of equivalent electrical circuits. One of the simplest examples of this technique is the repre­
sentation of a transmission line as a set of series inductances and parallel capacitances, this 
equivalent circuit is the network analogue of the one-dimensional wave equation on a loss­
less transmission fine. While Kron showed how these problems could be solved numerically, 
other workers e.g. DePackh [72] constructed physical networks of resistors and found the
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potential distribution by measurement. Later Liebmann [51] described the RNA technique 
in more detail and re-examined the accuracies obtainable by the experimental methods and 
showed tha t accuracies of 0.1% to 0.01% were achievable with 1% toleranced resistors. Kron 
had shown how equivalent circuits could be used to solve very complex differential equa­
tions. In electromagnetics two of the common equations required to be solved are Laplace’s 
and Poisson’s equations, these are relatively simple differential equations, and using Kron’s 
methods the only drawback was the amount of computer time required to  solve them. This 
was a similar disadvantage to all finite difference methods, however, with the advent of large 
computing power these methods became more popular, which lead Lennartsson to look again 
at the RNA technique many years later [50]. Lennartsson proposed a method whereby the 
matrices tha t need to be inverted in order to solve the problem were reduced by one to two 
orders of magnitude whilst still retaining accuracies of better than 2 %, dramatically reducing 
the amount of computing time required. In the following section Lennartsson’s technique 
is outlined and extensions by other workers [64, 67] to open structures and finite thickness 
lines are also presented.
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L ennartsson’s M ethod
It has been discussed earlier how Laplace’s equation can be represented by equation 2.44, 
figure 2.3 shows the local finite difference mesh for this equation
Figure 2.3: The nodes of the five point discrete Laplacian
In order to calculate the transmission line capacitance, the charge on the conductor must be 
found, thus Poisson’s equation relating potential distribution and charge density is used, it 
is easily shown [57] tha t the finite difference form of Poisson’s equation is
€r(va -  Vo)  €r(vb -  Vo)  €r(vc -  VQ) €r(vd -  V0 )  _  p
h? +  h2 +  h2 +  h2 £0
(2.45)
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If resistors are introduced into the finite difference mesh as in figure 2.4 and Kirchoff’s laws 
are applied to the central node, an expression for the current flowing into the central node 
can be written as in equation 2.46
AAAAAA
Figure 2.4: The resistive network analogue for the five point discrete Laplacian
vn -  vr Vb ~  Vo +  vc ~  Vc + v- l ^  = i (2.46)
If r is chosen such that r =  rQh2 where r0 is an arbritary constant, it is seen that equation 2.46 
is an exact analogue of equation 2.45. In the case of microstrip the value of cr is different 
above and below the strip, examining the above equations it is seen that if r = ^  above and 
below the strip and r = at the air dielectric interface, then the analogue is valid for 
the whole region. Comparing equations 2.45 and 2.46 it is seen that the current I  flowing 
into the central node is proportional to the charge density at that node, thus if the currents 
flowing into all nodes occurring on the strip are summed then the total charge on the strip 
is found.
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In order to find these currents, Lennartsson applies a recurrence relation to  the resistive 
mesh and since all the resistors in the upper and lower regions are equal, expressions for a 
resistance m atrix relating voltages and currents at the dielectric interface can be obtained. In 
order to  speed up this procedure the recurrence relation is diagonalized, so th a t the inversions 
required are merely the inversion of the diagonal elements of a matrix. If the conducting 
strips are then introduced at the dielectric interface, the resistance m atrix will be unaffected. 
Voltages are then imposed on all the nodes occurring on the strip, since no net current will 
flow from any other nodes and only the potential on the strips are of interest, the size of this 
m atrix can be dramatically reduced. This reduced m atrix can then be inverted to give the 
conductance matrix, and since the voltage for all nodes on one strip is equal, the sum of the 
node currents is found immediately, equation 2.45 shows tha t to  obtain the capacitance, this 
sum is multiplied by e0, the free space permittivity. The self and inter-electrode capacitances 
are obtained directly by this method.
D iscussion
There are a number of points worth noting about the method. In common with other finite 
difference methods a key point is the choice of mesh size. The mesh size must be small 
enough such tha t the initial Taylor series truncation is reasonably accurate, however, not 
so small tha t the computation time is too large. A typical mesh size used in this work is 
0.5/zm, this allows three nodes to be specified across a 1.0/nn gate length, if smaller mesh 
sizes are used then the number of nodes on the much longer source and drain contacts 
makes the computation time too long. Ideally a finer mesh would be required in the gate 
region, with a coarser mesh for the rest of the structure, however this approach is not readily 
compatible with Lennartsson’s method. Excellent agreement with other workers for mode 
impedances of two and three coupled microstrip fines are shown in chapter 4. For the wide 
FET structure, however, explicit values for inter-electrode capacitances are not normally 
found in the literature, estimates are normally made using closed form expressions [38] which 
suffer from the problems discussed earlier in the chapter. Thus, since reasonable accuracy 
had been obtained for “normal” microstrip structures it was felt tha t the technique could be
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used for the wide FET structure as a good initial estimate of the capacitances, if this proved 
inadequate, further work would be undertaken.
W ith this order of mesh size, the computation time was typically 300-400 cpu minutes on a 
Hewlett Packard series 9000 mini-computer, used on a multi-tasked basis with approximately 
2Mflops per user. This would normally allow two to three structures to be evaluated per day. 
This enabled a library of structures to be built up, the capacitances of which were stored in 
a look-up table for use in modelling and optimization procedures discussed in chapter 4.
Once the mesh size is specified, the external “box” tha t encloses the structure must also 
be specified. Typical box sizes for this work are 5000 x 5000, with 0.5/im meshsize this is 
equivalent to a 2.5mm x 2.5mm region. Care must be taken to ensure tha t the enclosure 
does not greatly effect the capacitances of the structure, but since the typical wide FET has 
a cross-section of less than 2 0 0 /mi and the GaAs substrate is 200/nn high, this was found 
to  be reasonable. To ensure minimal enclosure effect a number of workers [64, 67] have 
found asymptotic expressions for Lennartsson’s recurrence relation such tha t the “top” of 
the enclosure can be removed to infinity, this procedure in fact reduces computation time 
since the whole of the upper region resistive network is modelled by a single expression.
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In order to improve the calculated inter-electrode capacitances for the wide FET, finite 
thickness lines were introduced. Figure 2.5 shows a schematic of the FET structure around 
the gate, the three metal layers used in the fabrication process and discussed in section 1.3 
are shown as M l, M2 and M3. This diagram is approximately to scale thus it is seen that 
the line thicknesses, even though in the order of a few microns, are not negligible relative to 
the line spacing between conductors.
SOURCE DRAIN
t=3um
Figure 2.5: Detailed structure of electrodes of a wide FET
Although it is quite possible to analyse the structure as seen in figure 2.5 as a first approxi­
mation rectangular source and drain lines and a zero thickness gate line were assumed. The 
procedure for thick strips is outlined in by Tripathi [64]. The main requirement for thick 
strips and also strips at different levels is to define the resistance in Lennartsson’s diago- 
nalized form between nodes on different levels, in the same vertical column. Lennartsson’s 
method can then be applied to find the node currents for all the nodes occurring on the 
strips. Since the charge will only be distributed on the surface of the conductor, the nodes 
within the strip will have zero net current flow, however, the resistance matrix for all the 
layers on the strip is still required to be inverted, thus the computation time for thick strips 
is somewhat increased. Up to five layers of nodes were used to define the strip thickness, thus 
for a 3/mi thick strip the node spacing is fixed at 0.75/zm. This therefore limits the number of 
nodes that can be placed across the strips and ultimately limits the accuracy achievable. It 
is possible to define different node spacings in the vertical and horizontal directions [64] and 
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2 .3 .3  C o n c lu s io n s
A method has been presented for the calculation of inter-electrode capacitances for three 
coupled microstrip lines, from these the distributed admittance and impedance matrices are 
obtained. O ther methods have been discussed and reasons for the choice of method have been 
given. Particular points of interest with regard to wide FET structures have been discussed. 
The wide FET electrodes have now be characterized, the next section will incorporate the 
intrinsic FET  elements into the model, to obtain the complete im mittance matrices for the 
structure.
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2.4 D istributed  Equivalent Circuit M odel o f a W ide FET
2 .4 .1  In tr o d u c tio n
In this section an equivalent circuit model will be obtained for the wide FET, from this 
the adm ittance m atrix of the intrinsic FET is obtained, which when combined with the 
adm ittance and impedance matrices for the FET electrodes allows the complete S-parameters 
of the structure to be found.
Many workers have investigated the characteristics of wide FET structures [28, 32, 33, 34, 39, 
42] these analyses have looked at the FET configured as a common source amplifier, in this 
work, for the first time to the authors knowledge, the wide FET is analysed in the unbiased 
“switching” configuration. As in the other quasi-TEM analyses discussed at the beginning 
of the chapter an equivalent circuit is required to model the intrinsic FET behaviour, the 
standard FET model developed in the early 1970’s [73] is modified to account for the unbiased 
channel. The basic model is based on tha t discussed by Ayasli [74] and has been extended 
and given a more rigorous physical basis after Ladbrooke [38].
When constructing an equivalent circuit model each of the physical processes e.g. charge 
storage or resistive loss, occurring in the FET structure is modelled by a lumped element. 
Since the cross-sectional dimensions of the device are much smaller than the propagating 
wavelength, propagation effects across the device can be ignored, in a similar manner to 
the quasi-TEM approximation discussed earlier. This approximation has been found to give 
good results up to 2 0 GHz [75]. Since the model is based on physical processes, ideally the 
parameters of the model should have a physical and geometrical basis. This has been achieved 
by Ladbrooke [38], however, this approach needs detailed knowledge of the device fabrication 
process, e.g. doping levels, gate length, implantation depth. If a standard foundry process 
is being used, the worker has no control over these parameters and the main use of this 
technique is in yield predictions and design centering. Since this work uses a standard foundry 
process, the only controllable parameters are FET source and drain electrode dimensions and
2.4 D istrib u ted  Equivalent C ircuit M odel o f  a W ide FET 38
overall device width, thus provided the model can predict the effect of differences in these 
dimensions, there is no requirement in this work for a completely physical model.
The scheme adopted in this work is to obtain a lumped element model with a sound phys­
ical basis, then obtain estimates for the param eter values using physics based or empirical 
expressions combined with low frequency and d.c. measurements. S-parameters for the wide 
FET structure are obtained as outlined in the previous sections and compared with measured 
data from an initial device design. The elements of the model are then varied to obtain best 
fit to the measured data at a number of different bias levels. Initially this will be “manual” 
optimization where the parameters are adjusted individually, this is virtually a real-time 
process, since once the inter-electrode capacitances are found, the effect of changes in the 
circuit model are evaluated in less than 10 cpu secs on a series 9000 hp minicomputer. This 
optimization procedure could be speeded up by use of optimization algorithms which perform 
multidimensional data fitting, however only manual procedures are used in this work, other 
numerical procedures could be the subject of future work. Once a good fit is obtained the 
model can then be used to investigate different device applications which will be discussed 
in chapter 6 .
As in the other analyses of wide FETs [28, 32, 33, 34, 39, 42] the models discussed in this
i
chapter are based on an infinitely short section of the device and all elements are “per 
unit length” . This implies uniformity in the propagation direction, this will be discussed in 
chapter 4 when the device structures will be shown in detail. The models developed here 
are small signal, tha t is they are linear with respect to power level, for the applications 
investigated in this work a small signal model is adequate.
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2 . 4 . 2  B a s i c  M o d e l
In order to construct the equivalent circuit a knowledge of the FET structure is required, a 





Figure 2.6: FET structure
The main features of the FET structure are the active layer which forms the channel region, 
the depletion region formed beneath the gate line Schottky-barrier contact, and the source 
and drain ohmic contacts providing connections to the channel region. In the switching 
configuration, there is no source-drain bias current, thus the depletion region is symmetric 
about the gate line. The FET electrodes are assumed to be symmetrical about the gate 
line, for the foundry process used in this work, this has found to be the case. Any slight 
asymmetries will be averaged to maintain symmetry. The basic equivalent circuit associated 
with this structure is shown in figure 2.7
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Figure 2.7: Basic FET model 
The elements in the circuit are :
(i) Channel resistance, Rds, this is the ohmic resistance of the n-type active layer.
(ii) Drain-source capacitance, capacitance between the drain-source electrodes.
(iii) Depletion capacitance, Cdep» capacitance associated with the charge storage in the de­
pletion region.
(iv) Depletion resistance, Rdep, ohmic resistance associated with the non-ideal depletion 
capacitance.
Of these elements it was felt, initially that Cds was adequately modelled within the static 
inter-electrode capacitances calculated previously by the RNA technique and the ohmic 
contact resistances were included in the channel resistance.
The modelling scheme discussed earlier, requires the modelled S-parameters to be fitted at a 
number of gate bias points, these points were chosen as : zero bias, pinch off and a mid-bias 
point. Thus, for the bias dependent parameters, three values are required corresponding to 
each of the bias points, allowing the model to be evaluated separately at each bias point.
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Initially Rdep was set constant with bias, thus there are two bias dependent param eters, Cdep 
and Rds• Rds was set using d.c. resistance measurements and low frequency S-parameter 
measurements, the method for this will be discussed in chapter 4. Ayasli [74] gives an 
empirical expression for the pinched off depletion capacitance as
Cdep =  60— (2.47)a
Where Cdep is in picofarads per unit of gate width, lg is the gate length in microns and a 
is the depth in microns of the active layer beneath the gate. The mid-bias point and zero 
bias capacitances were set as multiples of this capacitance, since at pinch off the depletion 
capacitance is at a minimum. Since these capacitances were to be optimized, accurate 
expressions for these initial estimates were not required.
The elements of the model have been defined at the three bias points, the three-port ad­
m ittance m atrix for the circuit model is now required to combine with the FET electrode 
adm ittance matrix. If the series R-C combination associated with the depletion region is 
converted to parallel form as shown here
TA _ {u>(-'dep')̂ Rdep'¥3UJC(iep
Idep ~  i+(“CdepRdtPy
(2.48)
Ydep — Gp -|- ju)Cp 
The admittance parameters or Y-parameters for the model are then
Yu =  Gp +  Gds +  ju C p 
Y22 =  2 Gp +  2 juC p  
Y\2 — —Gp — ju C p  
Y3 1 =  -G d s
(2.49)
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Note tha t I 21 and Y31 are negative due to the definition of Y-parameters.
The to tal admittance matrix, Y j, is then the sum of th a t defined in equation 2.49 and the 
inter-electrode admittance matrix. All the normal mode parameters of the structure can 
then be evaluated as shown earlier, note that Y j is frequency dependent, thus it must be 
evaluated at each frequency point, giving frequency dependent normal mode parameters.
The intrinsic FET admittance m atrix is seen to contain conductance elements, this is there­
fore no longer a lossless system. The theory developed in section 2.2 is completely general 
and allows for both parallel conductance and series resistance. The addition of parallel con­
ductance is analogous to embedding the transmission lines in a lossy dielectric medium, this 
does not affect the Quasi-TEM approximations required for this analysis since it can be 
modelled by replacing the dielectric constant, e, with a complex dielectric constant, which 
does not alter the solutions to  Maxwell’s equations [63].
This basic model was used for initial modelling, results for the model are shown in chapter 
4. Although reasonable results were obtained, a number of improvements to  the model were 
made to give a more detailed representation of the physical structure, these are discussed in 
the next section.
2 .4 .3  Im p ro v ed  M o d e l
The basic model had achieved reasonable results and many of the trends observed in the 
measured results were well reproduced. It was felt th a t this simple model could be enhanced 
to give improved model performance.
One of the first improvements required was highlighted when improved test fixtures allowed 
full six-port characterization of the device. This enabled the gate associated S-parameters 
to be measured, these showed tha t the gate line has very high d.c. resistance, this was con­
firmed by simple d.c. measurements. The electrode resistances were found to  be of the order
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of 100H to 2000 for a 1.5mm device. It was obvious sucb a large effect had to be included 
in the model. Unlike the inclusion of parallel conductance discussed above, the inclusion of 
series resistance in the model implies an E-field in the direction of propagation, thus invali­
dating the quasi-TEM approximation. In order to maintain the quasi-TEM approximation 
the magnitude of this longitudinal component must be assumed small compared with the 
transverse component, this was assumed to be the case, as in other work [34]. The d.c. re­
sistance and the lossless inductance of the line can be modified, assuming a small magnitude 
of longitudinal electric field, by introducing the idea of internal distributed impedance [70]. 
This is in fact a way of modelling the skin effect mentioned earlier. Expressions for these 
internal impedances can be obtained by modelling the situation as a plane wave incident 
on and perpendicular to the conductor. The internal impedances are complex, the real part 
gives the internal resistance and the imaginary part can be expressed as an inductance, both 
of these quantities are found to be frequency dependent. Earlier it was stated that the skin 
depth for gold at 10GHz was 0.79/im, thus since the dimensions of the gate are smaller than 
this, its resistance can be represented by the d.c. value. Initially the series resistances of the 
source and drain lines were also represented by their d.c. values, and the inductance was 
unmodified, the results obtained were reasonably good, as a further extension the internal 
impedance components could be included.
The resistive effect of the n+ regions beneath the source and drain lines was then included 
in the model. This introduces much greater complexity into the Y-parameters of the model, 
but using the symmetry of the structure relatively simple expressions are obtained.
An effect tha t had not been taken into account is tha t caused by the gate depletion region on 
the inter-electrode capacitances [38]. An electric field exists within the depletion region due 
to the fixed charge contained within it, this electric field “masks” the inter-electrode fields 
to the under side of the gate. Thus only the capacitances on the “air” side of the gate are 
included in the model. In order to calculate the “air-side” capacitances for the gate, the fact 
that two sets of capacitances are calculated is used. The first set is with no dielectric, used to 
calculate the inductance matrix, as discussed in section 2.3 and the second is with dielectric
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to give the actual inter-electrode capacitances. Considering the non-dielectric capacitances, 
the gate to drain (C ^ )  and gate to source (C%3) capacitances (symmetry implies = C%3) 
can be thought as having two components, an upper and lower component, assuming these 
to be equal then the required “air side” capacitance is simply half of C ^ .  This assumption 
implies tha t the ground plane has a small effect on these capacitances, this has been checked 
as being valid by placing the ground plane at infinity by using the asymptotic expressions 
discussed in section 2.3 and obtaining differences in C%i of less than 0.75%. Since the under 
side of the gate is masked, the capacitance of the gate line to ground must also be set to 
zero.
A further modification to  the model was sought after the model had failed to  predict an 
optimum electrode geometry for a particular application to  be discussed in detail in chapter 
4. Even though the model predicted the performance of the initial test structure well, the 
measured data for the third iteration device differed greatly from the model’s prediction. It 
was found tha t by increasing the drain - source capacitance, the fit of the data  improved 
dramatically. This led to  a re-investigation of the nature of the Cds component. Careful 
reading of Ladbrooke’s text [38] highlights the fact tha t there is another component to 
Cds, °ver and above the inter-electrode component, associated with the proximity of the n+ 
regions either side of the gate line, seen in figure 2.6. Field lines will pass between the two n+ 
regions creating a capacitive effect. The magnitude of the capacitance was found by fitting 
to S-parameter data  as before, the fit obtained with the inclusion of this capacitance was 
very good for all devices modelled.
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The final model is shown in figure 2.8 with the inter-electrode capacitances and inductances 
omitted to aid clarity.
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Figure 2.8: Final wide FET model
The parallel admittance and series impedance matrices are now required to calculate the full 
six-port S-parameters of the wide FET structure. In order to calculate parallel admittance 
parameters (Y-parameters) a short circuit current is imposed upon one port and the voltage 
measured at the port of interest, with all other ports short circuited. Thus for Y31 a short 
circuit current is imposed at port 3 and voltage is measured at port 1 with port 2 short 
circuited, in figure 2.8 this results in a chain of components between ports 1 and 3, this is 
solved using ABCD parameters. For Y21, it is seen the calculation is complicated by the 
presence of R n+, with current injected at port 2 and port 3 shorted, Y21 becomes dependent 
on the channel parameters Cds and Rds• However, if R n+ is assumed equal at ports 1 
and 3 then the potential at either end of the channel parameters will be equal and thus 
they will have no effect. This has been checked as being valid using a commercial circuit 
simulator. The Y-parameters for the intrinsic FET are then added to the Y-parameters for 
the electrodes to give the total parallel admittance matrix for the structure. The total series 
impedance matrix is found by adding the electrode resistances to the inductance matrix of
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the electrodes. The full six-port S-parameters for the structure can now be found.
2 .4 .4  C o n c lu sio n s
An initially simple model has been improved to reflect the physical structure beneath the 
gate more rigorously, this has been used to obtain very good S-parameter fits for a number 
of device structures, these results will be shown in chapter 5. The model can now be used 
to understand and improve the performance of many devices based on wide FET structures, 
some of which will be discussed in later chapters.
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2.5 In clu sion  o f P arasitics
2.5.1 In tro d u c tio n
A model for the complete structure has now been obtained, in order to obtain measured data 
for fitting of the model, the devices must be connected to measurement instrumentation, in 
so doing extra parasitic effects are introduced which can greatly mask the intrinsic device 
performance. The final test set up used in this work is shown in figure 2.9
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Figure 2.9: MMIC mounting fixture
The MMIC is soldered to the central brass pedestal, the six ports of the wide FET are 
connected to incoming microstrip transmission lines by either wire or tape bonds. The 
inductance of these connections is the major parasitic. The microstrip lines also add phase 
shift, small insertion loss and reflections from input and output. Figure 2.9 also shows the 
d.c. blocking capacitors and choke coil for biasing the gate line, these too add to the circuit 
parasitics.
There are two approaches to the problem of parasitics, either the intrinsic device data can be 
“de-embedded” from the measured data using models for the parasitics or, if a device model
PORT 3 PORT 4
25um Gold tapePORT 2
PORT 5
choke coil
PORT 1 PORT 6
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is available, it can be embedded in the parasitics. The choice of approach depends upon the 
application, if the intrinsic device data is required and there is no adequate device model, 
then the former approach is preferred. However, with m ultiport devices such as directional 
couplers and mixers, the de-embedding techniques required become quite complex [76]. In 
this work, since a device model is available, the embedding approach is taken. There are 
various techniques to embed devices in parasitics, they will be outlined and discussed in the 
next section.
2 .5 .2  M e th o d s  o f  In c lu d in g  P a ra sitic s
Three methods have been investigated in this work :
(a) M ason ’s non-touching loop rule
This method was developed by Mason [77] and uses the flow graph technique to describe a 
network. The flow graph is a visual illustration of how power flows through the network. 
Each port of the network has two nodes, an input and an output node, these represent the 
power wave variables which define S-parameters discussed in section 2.2. All the nodes of 
the network are connected by branches, each branch has a value which defines the direction 
of power flow and the relationship between the power waves entering and leaving the branch, 
i.e. an S-parameter. The power wave leaving a node can be shown to be equal to the sum of 
the branches entering the node. This is a very powerful technique and allows many problems 
in microwave engineering to be solved by inspection together with very basic algebra.
For complex networks, purely algebraic methods can become cumbersome, to  aid the analysis, 
Mason developed a method [77], tha t can solve networks purely by applying a simple rule, 
no m atter what the complexity. In practice this method of manual solution is limited to 
networks with four or less ports. A method has been developed by Somlo [78] which allows 
more complex networks to be solved and results in algebraic expressions relating input and 
output power waves. The basis of Mason’s ride is to find the path  or paths which connect
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the nodes of interest, then find all the closed loops in the network and note those tha t do 
not touch the path of interest. Somlo’s method uses a computer algorithm to autom ate this 
searching process.
This method was applied initially to a four-port network, which represented the wide FET 
with an open circuited gate line. Two-port networks were then added to each of the four 
ports of the FET structure, representing the parasitic elements, and algebraic expressions 
were obtained for the to tal S-parameters. The expressions were very lengthy, however, 
once entered into the model correctly, gave accurate results when compared with the circuit 
simulator method. However, for the full six-port, it was felt, even this improved method was 
impractical.
(b ) C om m ercial C ircuit Sim ulators
In this method the device S-parameters are im ported into a commercial simulator, any 
number of parasitics can then be added and the full S-parameters obtained. There are a 
number of problems associated with this method :
• If the system used for calculation of the device S-parameters is networked to the circuit 
simulator, this method is usable, if not, it becomes impractical.
• The devices modelled in this work are mostly six-ports, some simulators are not able 
to im port S-parameter data  for devices with more than four ports, this limited the 
choice of simulator.
• In this work, three bias levels are being modelled, this requires three different sub­
circuits to be used, which greatly increases the simulation time.
The main problem, however, with this approach is th a t if any of the device model parameters 
are changed, the new device S-parameters must be im ported for each iteration, this quickly 
becomes impractical. Simple device models can be incorporated into some circuit simulators,
2.5 Inclusion o f  Parasitics 50
to  incorporate the models used in this work would require converting many hundreds of lines 
of computer code to tha t used by the circuit simulator, this was seen as impractical.
The one main advantage of this method is that built in optimizers in the simulator can be 
used to obtain the correct level of the circuit parasitics. This advantage is greatly out weighed 
by the other factors discussed above. Other methods which did not rely on simulators were 
sought.
(c) T he M ultiport C onnection  M ethod  (M P C M )
This method was developed by Monaco and Tiberio [79] and allows for the arbitrary inter­
connection of multiport networks. From a knowledge of the S-parameters of the individual 
networks, the overall S-parameters for the network can be derived.
The system of networks of interest in this work is shown in figure 2.10
Figure 2.10: The multiport connection method
The central six-port represents the wide FET device, the six two-ports networks are the 
parasitic connections to the device, which could be simply inductances, or more complex 
two-ports formed by the combination of inductances and transmission lines. All the ports of 
the structure are numbered and the wave variables (power waves) associated with each port 
are divided into internal and external types. There will only be six pairs of external wave 
variables, those at the output of the parasitic elements. The relationship between internal 
and external wave variables can be written in m atrix form
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(2.50)
Where p denotes the external ports and c denotes the internal ports, Spp are the input S- 
parameters of the external ports, Scc are the six-port S-parameters, and Spc and Scp are the 
transmission S-parameters which relate internal and external wave variables. A connection 
m atrix T is then defined which describes the interconnection of the internal ports
bc = Tac (2.51)
The m atrix T contains ones and zeros, a one denotes a connection and a zero no connection. 
Combining equations 2.50 and 2.51
T f lc  —  S cp(Lp  -}- S ccQ>c (2.52)
Rearranging
ac =  ( r  -  S cc) 1Scpap (2.53)
Substituting this in 2.50
bp = (Spp + SpC(T -  Scc) 1Scp)aP (2.54)
Which gives the to tal network S-parameters, Sn as
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Sn =  Spp +  Spc(T -  Scc) 1S cp (2.55)
This method has been implemented and gives identical results to  those obtained from the 
circuit simulators. This approach allows all the parameters of the model, both  parasitics 
and the intrinsic device, to be varied, and the results obtained very rapidly, typically less 
than 10 seconds on a HP series 9000 mini-computer. The approach is very flexible, once 
the required matrices are defined, very complex networks can be analysed, which could only 
be otherwise analysed using circuit simulators. Some of these complex networks will be 
discussed in chapter 6 .
2 .5 .3  C o n c lu sio n s
In this section the problem of parasitics caused by the mounting of MMIC devices as been 
addressed. A number of methods have been discussed, advantages and disadvantages of the 
methods have been outlined. Finally, a flexible and efficient method has been described, 
whereby using the MPCM the effect of circuit parasitics can be modelled for multiport 
devices. Results using this method will be shown in chapter 4 and applications of the 
method to more complex networks will be discussed in chapter 6 .
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In this chapter a symmetrical wide FET structure has been analysed. It is believed by the 
author th a t this is the first such analysis carried out on a wide FET structure configured 
in the switching configuration, with no drain-source bias and an ungrounded source. The 
analysis used has been compared with other methods and the reason for choice of methods 
given.
The analysis uses a coupled mode method [43, 44, 45] and all the propagation characteristics 
of the structure are defined in terms of the electrode distributed adm ittance and impedance 
matrices. A method for the calculation of the electrode adm ittance m atrix has been in­
troduced and compared with other possible methods. An equivalent circuit model for the 
intrinsic FET has been used to obtain the FET distributed adm ittance matrix. Improve­
ments to  the model have been introduced to give it a more rigorous physical basis. Finally, 
the parasitics introduced by the measurement fixture have been included in the model and a 
number of possible techniques have been discussed in detail. The method chosen allows fast 
and accurate analysis of the whole model, parasitics and intrinsic device, simultaneously.
The model developed will be compared with measured data  for a number of different struc­
tures and the element values obtained by fitting to the measured data. The model will then 
be used to predict the performance of the device in a number of applications which will be 
discussed in chapters 4, 5 and 6 .
C hapter 3
M easurem ent Techniques
3.1 Introduction
Much of this work is concerned with the measurement of microwave devices, these measure­
ments are used to validate models for devices, which are then used predict their performance 
under different measurement conditions or with different geometric structures. It is impor­
tant tha t the effects of the measurement test fixtures into which the devices are mounted 
are included in the model or are reduced to an insignificant level. In chapters 4 and 5 it is 
seen how the test fixture can greatly affect the performance of a microwave device.
In this chapter a number of measurement related issues are discussed. Firstly, a detailed 
description of the microstrip mounting fixture used in this work is given. This is followed by 
a section discussing the particular problems associated with multiport device measurements. 
Many of the devices in this work require d.c. bias to be applied to  their ports. The circuits 
used to apply the bias can greatly affect the performance of the device. This chapter discusses 
how these circuits can be designed to have minimum effect. The extra effects introduced by 
test fixtures are often termed “parasitics” , if their effect is to be included in a circuit model, 
estimates of their level must be made. Results for the parasitics associated with the test 
fixtures used in this work are presented here. Finally some conclusions are drawn.
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3.2 M ou n tin g  M M IC s
MMICs are often an order of magnitude smaller than standard MIC hybrid circuits [38], 
thus they present particular measurement problems. The first problem encountered is that 
of connecting the ports of the MMIC, typically 120/zm square bond pads, to the ports of the 
measurement apparatus, in this case 3.5mm coaxial connectors. The connections must have 
sufficiently good microwave performance such that they do not dominate the total measured 
response. The MMIC must also be mounted in such a way that repeatable measurements 
can be performed so that comparisons between devices can be made. In this work this is 
achieved using a hybrid MIC mounting circuit, in recent years on-wafer probing [80] has 
allowed almost direct connection to the MMIC bond pads, probing will be discussed in more 









MMIC Chip Brass Pedestal
Figure 3.1: Topside and underside of MMIC test fixture
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Figure 3.1 shows a 1 inch square RT-duroid™  board with six 500 microstrip transmission 
lines. The MMIC is mounted centrally and soldered to a brass pedestal. The microstrip lines 
are tape bonded to the on-chip bond pads using 25/mi thick gold tape. The microstrip circuit 
is supported by an aluminium carrier, which has had its inner section removed to prevent 
grounding and resonance problems caused when a large area is required to be grounded. A 








Figure 3.2: Cross-section A-A' of MMIC test fixture
The figure shows that the brass pedestal has a rectangular section machined onto the top 
face onto which the MMIC chip is soldered. Prior to soldering the MMIC a rectangular 
section is cut in the microstrip circuit and the pedestal inserted and soldered to the ground 
plane metallization of the microstrip board, this ensures ground plane continuity from the 
MMIC to the microstrip circuit. Gold tape is then soldered from the microstrip line to the 
on-chip bond pads. To ensure low parasitics the length of the tape bond must be kept to a 
minimum. To achieve this the rectangular machined section on the brass pedestal and the 
rectangular aperture in the microstrip circuit must be as close to the size of the MMIC as 
possible.
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The SMA connectors are compatible with the 3.5mm connectors of the measurement appa­
ratus, in this case a HP851 OB vector network analyser(VNA). The connectors are screwed 
to  the aluminium carrier, the centre conductor of the connector connects to the microstrip 
line. In order to hold the microstrip circuit firmly in place, and more im portantly to ensure 
ground plane continuity between the connector and the microstrip circuit, the connector has 
been modified to provide both of these functions. The lower half of the front face of the 
connector is machined back by ~ lm m , without damaging the centre conductor. The figure 
above shows how this provides a surface which can exert downward force on the edge of the 
microstrip circuit ensuring good grounding of the circuit to the carrier. Care must be taken 
to ensure th a t the centre conductor can still contact the microstrip line.
This scheme has been used successfully in this work to characterize MMIC devices up to 
2 0 GHz. The fixture provides alow cost, low parasitic and repeatable mount for MMICs. The 
fact tha t soldering of the connectors to the microstrip lines or of the board ground plane to 
the carrier is not required means tha t boards can be reused many times before connections 
start to degrade. The fixture can be easily adjusted for different board thicknesses and 
circuits with areas as large as 6  square inches have been successfully measured using larger 
aluminium carriers.
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3 .3 .1  S -p a r a m e te r  M ea su rem en ts
The wide FET studied in this work is configured firstly as a four-port and later as a six-port. 
The measurements are carried out using an HP8510B vector network analyser. This instru­
ment has two measurement ports, thus for devices with more than two ports the problem 
arises of how to  term inate the unused ports which has implications for the accuracy of the 
S-parameter measurement. In recent years the problem of multiport S-parameter measure­
ment has received much attention [81, 82]. The growth of the MMIC market has meant 
tha t accurate multiport characterization is required to be carried out on-wafer, and using a 
combination of wafer probers and broadband switches, accurate, on-wafer measurements of 
multiport devices have been achieved.
In this work, a probe station was not available, thus the device had to be measured using 
the fixtures discussed above. In order to measure the forward coupling of a wide FET, 50fl 
terminations were placed on ports 2, 3, 5 and 6 , when measuring the six-port S-parameters. 
In order to discuss the problems tha t arise from this situation, a simpler two coupled line 
circuit is used as an example. The circuit and its terminations are shown below
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PORT 2
PORT 4
Figure 3.3: Two coupled lines showing forward coupling measurement
In the figure ports 2 and 3 are terminated in 500 loads, the arrowed lines show the important 
power flows through the circuit. Power is incident on port 1 and couples backwards to port 2, 
some fraction of this power will reflect from the termination of port 2 and pass to port 3, 
similarly power passing to port 4 will reflect and couple to port 3. Thus at port 3, there are 
three major signal components, A : the forward coupled signal, B and C : reflected signals. 
For this symmetrical situation, the B and C components will be in-phase, however, the 
forward coupled signal has a path length shorter by a distance L. This path length difference 
will produce an interference effect at port 3, where the signals will undergo phasor addition. 
This produces a rippling effect with frequency since the phase difference will depend upon the 
frequency. Using simple mathematical expressions information about the magnitude of the 
forward coupled and reflected signals and the length, L can be extracted from the measured 
forward coupling response.
Considering the interference of only two signals (since B and C are in-phase), the phase 
difference between signal A and B is 2/2L, where (5 is the lossless propagation constant of 
the line length, L. When the phase difference is an even multiple of 2ir radians the signals
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will add in-phase producing a maximum. Thus a ripple pattern  is produced as the signals 
add in and out of phase. The frequency difference between two maxima can be related to 
the difference in path length, L. An expression for the phase difference between two adjacent 
maxima at frequencies, fi and f2 is given below
2(3\L -  2/32L  =  2tt (3.1)
Knowing tha t
P = —  (3.2)
Where c is the free space velocity of light and expression relating path  length difference to 
ripple frequency can be written
L = ^ f  (3.3)
Remembering the speed of light is less in a dielectric medium a  more general expression is
L  ( 3 ' 4 )
Where cre/ /  is the effective dielectric constant of the medium. Expressing frequency in GHz 
and L in mm the expression can be further simplified
r /  \ 1^0
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This expression is used to analyse the forward coupled response of the wide FET measure­
ments in chapter 5. The rippling effect also means tha t the actual forward coupled signal 
will be less than  the measured signal, by up to  a maximum of 6 dB if the two interfering 
signals are of equal amplitude.
3 .3 .2  O n -W afer P ro b in g
The use of on-wafer probing has in recent years resulted in highly accurate characterization 
of two-port devices on-wafer [80, 83]. The combination of these techniques with automated 
multiport measurement techniques [82] which employ broadband switches and de-embedding 
techniques, results in the ability to characterize accurately multiport devices on-chip.
The devices fabricated as part of this work have all been designed to be compatible with 
on-wafer probing, since this technique would allow the intrinsic device performance to be 
measured. It is hoped tha t in future work probed measurements will be carried out and the 
performance of these devices, unaffected by mounting circuit parasitics will be obtained.
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The fundamental element of an on-wafer probing system is the probe tip, this contacts the 
on-chip probe pads as shown below
Probe Tips
Figure 3.4: Wafer probe tip contacting on-wafer bond pads
The probe shown here is an air-coplanar probe [83], rather than the more usual coplanar-on- 
alumina probe, the air probe gives improved visibility on-chip, better insertion loss and better 
mechanical characteristics. The signal is applied to the central finger, the outer fingers give 
the probe a coplanar configuration allowing a constant 500 impedance level to be maintained 
along the length of the probe.
In order to calibrate the system, on-chip standards are used, a popular scheme is the 
TRL(Through-Reflect-Line) method [84], in which no high precision 500 loads are required 
and the measurements are referenced to an on-chip 500 transmission line.
Thus on-wafer probing would allow full characterization of the devices measured in this work, 
giving accurate and repeatable measurements well into the millimetric frequency range.
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3.4 A ctive  D evice Bias C ircuits
W hen measuring active devices d.c. bias must be applied to the device. In a microwave 
measurement system this is not a straightforward task, since the bias circuits can often 
greatly affect the performance of the device [53]. When measuring two-port circuits using 
the HP8510B VNA bias can be applied using the instrum ents’ internal, high performance 
bias tees, however, for multiport applications this is not always possible. In this case bias 
circuits must be designed on the mounting substrate.
A simple bias circuit has two elements, one which prevents microwave signals from passing 
into the d.c. power supply or low frequency electronics and another which prevents the d.c. 
component from passing to  other parts of the microwave circuit. The first of these functions 
is normally performed by an inductor and the second by a capacitor. These functions can 
also be realized using low pass or high pass filter networks, which can be implemented as 
lumped or distributed components.
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In this work the r.f. blocking function was initially implemented using a high impedance 
transmission line. The results in section 4.3 show that there is a large resonance associated 
with this structure, the inductance of the line is resonating with the capacitance of the 
large bond pad on the microstrip board. The performance of the structure was measured 
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Figure 3.5: Transmission line choke in parallel with a 50ft transmission line
The large resonance at 3GHz, dominated the low frequency performance of the device under 
test. Other methods of implementing the high pass function were sought. It was decided to 
using a lumped element approach and produce an inductor from a wire wound coil. This is 
a well used technique in hybrid circuit design and uses enamel coated wire wound on to a 
small diameter former. The performance of a coil is shown below for eight turns of 0.21mm 
diameter enamel wire wound on a 2.5mm former










0 10 20 0 10 20 
Frequency (GHz) Frequency (GHz)
Figure 3.6: Wire wound coke coil in parallel with a 50ft transmission line
While the frequency of the first resonant frequency is much reduced, as expected with the 
large increase in inductance, there are a large number of higher frequency resonances, produc­
ing poor performance across the whole band. These resonances are caused by interwinding 
resonances in the coil, and these can be damped by coating the coil in a lossy material [85]. 
The lossy material must be capable of being applied to the coil, a efficient method for this 
is to use carbon loaded epoxy. Carbon powder is added to an epoxy, then applied to the 
coil, the epoxy sets and the coil can be soldered into a circuit. The optimum performance 
was found with a 6mm long coil of 2mm diameter using 0.21mm diameter enamel wire, the 
performance is shown below
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Figure 3.7: Wire wound coke coil coated with lossy epoxy in parallel with a 500 transmission 
line
These results show very good broadband choke performance with less than 2dB through 
transmission up to 10GHz, above 10GHz the results are dominated by the 500 line perfor­
mance as will be seen later in the section. Thus a low cost, high performance choke coil 
has been implemented, which allows the characterization of active circuits from 0.1 GHz to 
20GHz.
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The second part of the bias circuit is the d.c blocking element, initially, no d.c. blocks 
were used, and when 5011 terminations were attached to the gate line, high currents flowed 
resulting in damage. It was thus important to implement the d.c. block. Multilayer chip 
capacitors were available but their microwave performance was found to be poor. Single layer 
ceramic capacitors give much better performance and a low value capacitor was obtained, 
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Figure 3.8: Single layer 5.6pF ceramic capacitor mounted in series on a 5011 transmission 
line
The overall performance is good, however the low frequency region, below 1.5GHz, is being 
greatly affected. A larger value capacitance was required, a 56pF capacitor was obtained 
and the results are shown below

















Figure 3.9: Single layer 56pF ceramic capacitor mounted in series on a 500 transmission line
The figure shows good performance, from 0.1 GHz to 20GHz.
Thus both elements required to form a bias circuit have been implemented, with good perfor­
mance from 0.1GHz to 20GHz. This allows bias to be applied to multiport devices mounted 
on microstrip circuit boards.
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3.5 E stim a tio n  o f P arasitics
One of the main features of the measured results in chapter 4 is the large effect that circuit 
parasitics can have upon the measured performance of devices. “Parasitics” is a general term 
used to describe unwanted effects associated with microwave devices or circuits. The common 
parasitic effects are extra fringing capacitance due to the proximity of other structures, 
extra series inductance due to device interconnects and extra series resistance due to lossy 
interconnects.
In this work the main parasitic has been found to be series inductance in device connections, 
it was important for the modelling procedures undertaken in this work to obtain an estimate 
of this inductance. In order to obtain this estimate two of the tape bond connections used for 
connecting to the MMICs were connected in series on a 500 transmission line, this was then 
compared with a simple model and an estimate of the inductance obtained. Firstly the 500 
transmission line was measured as a benchmark for comparison with other measurements, 
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Figure 3.10: S-parameters of a 25.4mm long 500 transmission line
The microstrip line is fabricated on high K dielectric cr = 10.5, board thickness=0.635mm, 
line width=0.59mm. It is seen that the line has good performance up 12GHz, above which
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the through transmission rapidly decreases and the reflection coefficient increases. This may 
well be due to radiative effects, since a free-space wavelength of 25.4mm is equivalent to a 
frequency of 11.8GHz.
The two tape bonds were then mounted in the line, the measured results are shown below, 
the through transmission has been normalized to the 5011 line results above, so that only 
the response of the tape bonds is shown. The reflection coefficient is unaltered, since it is 
not a straightforward matter to remove the effect of the transmission line from the results. 
Together with the measured data the response of a series inductance is shown as modelled 
by SuperCompact™  at various values
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Figure 3.11: Measured and modelled results for two tape bonds mounted in series on a 5011 
transmission line
From these results it was decided to estimate the inductance of a single tape bond as 0.3nH. 
Thus a good estimate of the inductance of the microstrip to MMIC connections used in this 
work has been obtained.
In chapter 4 chip resistors are used as matched terminations, it was necessary to estimate 
the parasitics associated with these elements. The resistors were to be grounded on one side 
using a through substrate wire bond, in order to assess the performance of this configuration 
a resistor was mounted on a 5011 transmission line with one side grounded as described.
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The element was modelled on SuperCompact™  as an inductor in series with a resistor, the 
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Figure 3.12: Measured and modelled reflection coefficient of a grounded 5011 chip resistor
These results show that the grounded resistor is modelled very well as a 5011 resistor in series 
with and inductance of 1.5nH.
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In the third of the chips fabricated as part of this work, resistive termination were fabricated 
on-chip. These consisted of a 36pF capacitor in series with a 50fl resistor which was grounded 
using a through substrate via hole. The performance of these was investigated and the 










Figure 3.13: On-chip, 36pF capacitor in series with grounded 5012 resistor
If these results are compared to those of figure 3.9 for a series 56pF single layer ceramic 
capacitor it seen that the performance is equally good with a reflection coefficient less than 
-20dB up to 10GHz. The reflection coefficient is slightly higher at low frequency, since the 
capacitor value is less for the on-chip version. Comparing these results to those for the 
hybrid chip resistor, shown in figure 3.12, it is seen that the performance is much improved, 
showing the low level of parasitics associated with MMIC lumped elements.
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In this chapter a number of issues relating to the measurement of MMICs have been discussed. 
The mounting fixture used to carry out measurements has been described in detail. Particular 
problems associated with measuring multiport devices have been discussed, and the errors 
introduced by mounting MMICs in hybrid microstrip test fixtures have been investigated. 
Microwave bias circuits have been designed, using chip capacitors and in-house designed 
choke coils, with good performance from 0.1GHz to 20GHz. The parasitic inductance of 
the tape bond connections used in this work were estimated and were found to be modelled 
well be a simple series inductance. Finally, the performance of chip resistors and on-chip 
resistors have been measured, the on-chip resistors were found to have improved performance 
over the hybrid chip devices. The on-chip resistor-capacitor combination was found to have 
performance as good as tha t of a single layer ceramic capacitor mounted on a microstrip 
transmission line and terminated in a high precision coaxial load.
C hapter 4
M easured and M odelled R esu lts o f  
Initial W ide FET Structure
4.1 Introduction
The main application for wide FET structures tha t is investigated in this work is voltage 
controlled directional coupling. Passive directional couplers have many applications, they 
are used in communication systems, radar systems and measurement instrumentation. The 
basic function of a directional coupler is to sample or “couple” power from a transmission 
line [8 6 ]. It is well known tha t both forward and backward travelling waves exist on trans­
mission lines, it is property of directional couplers tha t the forward and backward waves 
are sampled independently [8 6 ]. This property makes directional couplers extremely useful 
in many applications, where the magnitude of forward or backward waves is required. For 
example one of the fundamental properties of a microwave device is the magnitude of the 
voltage wave reflected from it, this is readily measured by a directional coupler and this 
forms the basis of microwave reflectometry[87].
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Directional couplers can be designed in any transmission medium, figure 4.1 shows a single 
section microstrip coupler
PORT 2 PORT 3
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Figure 4.1: A microstrip one section coupler
In such a device power incident on port 1 will be coupled “backwards” to port 2, ideally 
no power will couple to port 3 and the remaining power will pass to port 4, because of the 
nature of the coupling this is known as a backward wave coupler. A coupler is characterized 
by the ratios of the powers at ports 2 , 3 and 4 (P 2 , P3 , P4 ), to that at port 1 (P i). The 
ratio P4 /P 1 is known as through transmission and the ratio P 2 /P 1 is known as the coupling. 
Since no coupler is ideal, a small amount of power will always couple to port 3 and the 
ratio P3 /P 1 is known as the isolation. An important figure of merit for a coupler is the 
ratio of the coupling to the isolation, this is known as the directivity. In this work the 
coupling will be referred to as the backward coupling and the isolation will be referred to as 
the forward coupling. The mechanism of the coupling has been analysed by many workers 
and is well understood [37], the method of analysis is similar to that given in chapter 2 but 
more straightforward, results for such two-line systems will be shown later in the chapter. 
The backward coupling is not frequency independent and for the single section case, is at a 
maximum at only one frequency, that is, when the coupled length is equal to a quarter of 
a wavelength. The backward coupling is in fact a sinusoidal function of frequency, thus a 
maximum also occurs at odd multiples of a quarter wavelength, however, the fact that losses
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however, the fact tha t losses increase with frequency, means tha t the first maximum has the 
greatest magnitude. The bandwidth of the coupler can be increased by using multiple quarter 
wavelength sections, designed such that the coupling of each section forms a particular profile, 
Chebychev or Maximally Flat for example.
Voltage controlled couplers have been theoretically investigated by a number of workers. Ini­
tial interest was in slow-wave metal-insulator-semiconductor (MIS) transmission lines [8 8 ], 
here it was found tha t under certain conditions, dependent on device geometry and sub­
strate conductivity, very low wave propagation velocities occur, hence “slow-wave” . This led 
other workers, notably Hughes and White [89] to investigate voltage controlled slow-wave 
microstrip structures where the phase velocity of the transmission line was controlled by the 
d.c. bias applied to the line. Hughes and W hite [89] suggested other applications including 
voltage controlled coupling, where two MIS lines are brought into close proximity and the 
coupling coefficient could be controlled by d.c. bias. Coupled MIS lines have been anal­
ysed by Itoh [90] and their application as directional couplers was investigated in another 
work [91]. Schottky contact, rather than MIS transmission lines have been investigated by 
Jager [26, 92, 93]. In [93] the structure is analysed using the parallel plate waveguide model 
and experimental results are shown for the bias dependent phase velocity of the line. One of 
the first analyses of coupled Schottky lines was carried out by Baudrand [94], later he pub­
lished experimental as well as modelled results for coupled coplanar Schottky lines. Their 
performance as an isolator was shown, but no variable coupling results shown. Variable cou­
pling for coupled coplanar Schottky lines was presented by Mohammed and Tripathi [95] and 
by Mohammed [31], theoretical results for devices approximately 2.5mm wide are shown.
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Voltage variable directional couplers could have many useful applications, depending on the 
type of variation obtained these could include
• On chip tunability which would be extremely useful in MMIC applications where first 
pass success is often a necessity. Tight specifications could be met and process varia­
tions corrected for ensuring high yields.
• Variable power splitting and combining.
• If the directivity is controllable then such devices could be used within microwave mea­
surement systems where coupler directivity is often a limiting factor on performance.
In this work, it is believed for the first time, a wide FET structure is configured as a six- 
port, where the source, gate and drain lines are considered as three coupled microstrip lines. 
At the outset of the work it was postulated tha t by varying the depletion capacitances 
associated with the gate line, which are varied by the d.c. bias applied to the line, the 
coupling characteristics of the whole structure could be varied, the following chapter will show 
tha t this is indeed the case. “Coupling characteristics” implies either forward or backward 
coupling, th a t is either the isolation or the coupling for a standard backward wave coupler, 
the type of variation eventually obtained is described in detail in this chapter.
In this work a wide FET is considered for the first time as a voltage controlled directional 
coupler. Three wide FET structures have been fabricated on multi-project wafers, the first 
through a Science and Engineering Research Council (SERC) initiative and the second and 
third, through the Eurochip program, all were fabricated at GEC Marconi Materials Tech­
nology Ltd (GMMT), UK. The three designs are denoted FET 1, FET 2 and FET 3, in 
chronological order of fabrication. For each design a number of devices are obtained, the 
quantity depending on the yield and the number of universities participating in the chip run. 
This enables a number of devices from each design run to  be characterized, a nomenclature 
is introduced here to differentiate between devices from the same design run : for the first 
design run, the first chip will be denoted FET 1#1, the second FET 1 # 2 , etc.
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The devices have been fully characterized, including d.c. I-V measurements and S-parameter 
measurements from 0.1GHz to 20GHz. The results from the model developed in chapter 2 
will be compared with the measured results. The measurement and modelling aspects of 
the work were not separate studies, but “interactive” , in th a t modelled results often inspired 
measurements and vice versa. This will be reflected in the structure of the chapter, the 
development of the model will occur through the chapter as will the improvement in the 
scope and quality of the measured results.
The structure of the chapter also reflects the nature of MMIC design, in tha t the turnaround 
time from circuit layout to actual device measurements can be four to five months. This 
means tha t although model predictions may occur at one point in the chapter, actual mea­
surements may not occur till later in the chapter, at which point the model may well have 
improved dramatically. Thus, whilst trying to maintain the chronological accuracy of the 
work, the chapter will seek to maintain a logical flow of ideas.
The chapter will begin by presenting two and three passive coupled microstrip line results and 
comparing these with other work as a check on the inter-electrode capacitance calculations 
and the three-line modal analysis. The initial test structure will then be introduced and both 
d.c. I-V and microwave results will be shown. Measurements using improved test fixtures 
will follow and these will be compared to the basic modelled results. Using the basic model, 
source and drain electrode dimensions are optimized for minimum forward coupling and the 
effect of different gate termination investigated. Full six-port S-parameter measurements are 
then shown which lead to the introduction of gate resistance into the model. The model 
is then extended to use the multiport connection method, and reasonably good agreement 
between measured and modelled S-parameters is shown. Finally conclusions to the chapter 
are made.
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4.2 P a ssiv e  C oup led  M icrostrip  Lines
4.2.1 In tro d u c tio n
The analysis of a wide FET requires the FET electrodes to be analysed as passive coupled 
lines, in this work the resistive network analogue technique is used and is outlined in chapter 
2. In order to validate this part of the model a number of passive structures were analysed 
and compared with other theoretical and measured results. In this section the normal mode 
parameters for a single line, two and three coupled lines will be presented and compared 
with other workers results. The measured S-parameters for three coupled microstrip lines 
will be compared with modelled results.
4.2.2 N orm al M ode P aram ete rs
Initially a single microstrip line was analysed, the results for characteristic impedance, Z0 
and effective dielectric constant, €re/ /  are shown here compared with a SuperCompact™  
analysis using the Bryant and Weiss method [96]
Z o W ereff
This work 50.2 1.95
SuperCompact7 M 49.95 1.95
Table 4.1: Propagation characteristics of a microstrip line
The microstrip dimensions were : H =0.787mm, W=2.4mm er =2.3 and enclosure height, 
Hu=80mm, the table shows very good agreement.
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The two coupled line case was then analysed, figure 4.2 shows the configuration.
Metalisation t"\\\j 
Dielectric Material
w  ̂ w
"II “ •
Figure 4.2: Two coupled microstrip lines
Two symmetrical, coupled lines give two mode impedances, the even mode, Zoe and the odd 
mode, Z00, a comparison of various results is shown below
Mode Impedance(ft)
W /H = 0 .2 , S /H = l W /H=0.5, S /H = l W /H=0.1, S/H=0.2
Z 0e Z o o Z 0e Z o o Z 0e Z o o
Bryant k  Weiss [96] 104.9 78.7 77.4 57.7 156.0 6 6 .1
Garg k  Bahl [97] 107.0 74.0 78.9 57.9 - -
El-Deeb [59] 101.3 75.4 74.7 55.5 146.7 59.0
This Work 1 0 2 .1 77.7 76.7 57.4 145.7 63.75
Table 4.2: A comparison of mode impedances for two symmetrical coupled microstrip lines 
(H=0.635mm er =9.6)
The above results show good agreement with other work that has used different analysis 
techniques, [96] used a Green’s function method to calculate the inter-electrode capacitances, 
[97] used empirical expressions to define the capacitances and also good agreement is seen 
between work using similar techniques as in [59].
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Having obtained tbis agreement the analysis was extended to the unsymmetrical two line 
case. In the case of unsymmetrical lines the power no longer splits evenly between the two 
modes and the mode voltage ratios are no longer unity as for two symmetrical lines [37]. Also 
four different mode impedances are defined, one for each mode, on each line. A comparison 
is shown below
Mode Impedance (D) Mode Voltage Ratio
Even Mode Odd Mode Even Mode Odd Mode
line 1 line 2 line 1 line 2 line 1 line2 line 1 line 2
This Work 63.7 39.1 44.7 27.4 1 .0 1 .1 1 1 .0 -0.55
Tripathi [47] 63.1 38.8 43.73 26.9 1 .0 1.093 1 .0 -0.56
Table 4.3: A comparison of mode impedances and mode voltage solutions for two unsym­
metrical coupled microstrip lines. Dimensions : H=0.635mm, W i= .6 mm, W 2 = 1 .2 mm, 
S=0.4mm er=9.7
Again very good agreement is obtained.
The analysis was then extended to  the three line case, initially electrically identical lines were 
analysed, this produces just three mode impedances, these are shown below with comparison
Mode Impedance
Mode a - Odd Mode b - Even Mode c - Bulk
This Work 49.8 81.5 31.1
Pavlidis Sz Hartnagel [60] 50.0 78.4 30.0
Table 4.4: Mode impedances of three symmetrical microstrip coupled lines. Dimensions : 
W i>2,3=.432mm, S it2=-19mm, H=.635mm cr =9.8
Reasonable agreement is shown here, the analysis in [60] assumes tha t lines of equal width 
will produce equal mode impedances this has been shown not to be the case [98], it is possible 
tha t these assumptions cause the discrepancies seen above.
4.2 P assive C oupled M icrostrip Lines 82
The analysis was then extended to the general unsymmetrical case of three different line 
widths and two different gaps the results and comparison are shown below
Mode Impedance (12)
Mode a - Odd Mode b - Even Mode c - Bulk
line 1 line 2 line 3 line 1 line 2 line 3 line 1 line 2 line 3
This Work 73.5 54.9 29.1 46.08 33.04 20.37 104.8 71.46 39.71
Tripathi [61] 76.5 57.0 30.0 46.5 35.5 19.5 106.5 73.5 40.5
Table 4.5: A comparison of mode impedances for three unsymmetrical coupled microstrip 
lines. Dimensions : H=0.635mm, W i=0.3m m , W 2 = 0 .6 mm, W 3 = 1 .2 mm S i= 0 .2 mm,
S2 = 0 .4 mm cr =9.8
Mode Voltage Ratios
Mode a - Odd Mode b - Even Mode c - Bulk
line 1 line 2 line 3 line 1 line 2 line 3 line 1 line 2 line 3
This Work 1 .0 0.597 -0.667 1 .0 -0.889 0.172 1 .0 1.165 1.15
Tripathi [61] 1 .0 0 .6 -0 .6 6 1 .0 -0.875 0.175 1 .0 1.187 1.125
Table 4.6: A comparison of mode voltage ratios for three unsymmetrical coupled mi­
crostrip lines. Dimensions : H=0.635mm, W i=0.3m m , W 2 = 0 .6 mm, W 3 =l.2m m  S i= 0 .2 mm, 
S2 =0.4mm cr =9.8
Propagation Constant, /3
Mode a - Odd Mode b - Even Mode c - Bulk
This Work 2.47 2.35 2.75
Tripathi [61] 2.48 2.36 2.76
Table 4.7: A comparison of propagation constant for three unsymmetrical coupled mi­
crostrip lines. Dimensions : H=0.635mm, W i=0.3m m , W 2 = 0 .6 mm, W 3 = l . 2 mm S i= 0 .2 mm, 
S2 =0.4mm cr =9.8
Tables 4.5, 4.6 and 4.7 show mode impedances, mode voltage ratios and propagation con­
stants obtained for the general case and good agreement is again obtained.
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Finally the structure of a wide FET was analysed and the mode impedances obtained, these 
were compared with a SuperCom pact™  two line analysis which ignored the presence of the 
gate line
Mode Impedance (fI)
Mode a - Odd Mode b - Even Mode c - Bulk
Line No. 1 2 3 1 2 3 1 2 3
This Work 34.53 INF 34.53 7.48 78.8 7.48 132.4 1394.5 132.4
SuperCompact^ M 33.7 - 33.7 - - - 132.1 - 132.1
Table 4.8: A comparison of mode impedances for a wide GaAs FET structure. Dimensions 
: H = 2 0 0 /im, Source and Drain, W i=W 3=30/m i, Gate, W 2 = 1 .2 /im S i= S 2 = 5 /mi er =12.9
Table 4.8 shows the six independent mode impedances obtained from a symmetrical structure 
where lines one and three have the same width. Where comparisons are possible good 
agreement is obtained. The finite level of the other mode impedances show the importance 
of including the effects of the central line, even in this case, where the width of line two is a 
very small fraction of the other lines.
Thus the normal mode parameters: mode impedance, mode voltage ratio and propagation 
constant, have been calculated for the single, two coupled and three coupled line cases and 
compare well with other work. These are now used to calculate the S-parameters of three 
coupled microstrip lines, this will be presented in the next section.
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4.2.3 M easured  and M odelled S-param eters  of T hree  Coupled M icrostrip  
Lines
To validate the modal analysis used to obtain the S-parameters from the normal mode 
parameters, the S-parameters of a number of three coupled line circuits were measured and 
compared with modelled data.
A schematic of the first microstrip circuit is shown in figure 4.3 and will be denoted circuit 1
PORT 3 PORT 4
PORT 2
METALLISATION





g = 0.87mm 
h = 0.787mm
PORT 1 PORT 6
Figure 4.3: Three symmetrical coupled lines 
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Figure 4.4: Forward and backward coupling for lines 1 and 2 of circuit 1
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The model used an effective coupled length of 10.0mm, slightly longer than the actual physical 
length of 9.5mm, this accounts for end effects at the corners of the outer lines. It is seen 
tha t good low frequency agreement is obtained for the backward coupled response, S2 1 , the 
agreement is less good at higher frequencies, this is most likely caused by dispersion, that 
is the variation in the mode impedance and propagation constant with frequency, this is 
not being accounted for in this model. The forward coupling or isolation, S51 has reasonable 
agreement across the whole band, the most likely cause for the difference observed is the finite 
reflection from the connectors at the output of the transmission lines. As discussed in chapter 
3, the phasor addition of the reflected signal with the true isolation signal can cause large 
variations, especially when these two signals are of the similar magnitudes. An im portant 
feature th a t the model predicts is the change from backward coupling at lower frequencies to 
forward coupling at higher frequencies. In symmetrical two coupled line circuits this effect 
is primarily caused by the difference in the propagation constants for the even and odd 
modes, in three coupled line circuits, the analysis is more complex and all the normal mode 
parameters can affect the S-parameters.












Figure 4.5: Backward coupling for lines 1 and 3 of circuit 1
Here the agreement for backward coupling, S31 is reasonable. The forward coupling or 
isolation results, S41 are not shown since being at even lower levels than S51 in figure 4.4
O S31 Measured 
  S31 Modelled
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they are more prone to errors caused by the finite reflections from the mitred bends and 
from from the connectors at the output of the transmission lines. These problems will be 
less important when modelling wide FET structures since the line spacings are typically 
much smaller, resulting in much higher levels for both backward coupling and isolation.
The wide FET structures to be investigated will initially be configured such that the gate 
line is open circuited with respect to microwave signals. Thus any model must be able to 
open circuit the central line, in order to check this part of the model, a second circuit (circuit 
2) shown in figure 4.6 was fabricated, measured and modelled results are shown in 4.7
PORT 3 PORT 4
E 3  METALLISATION
□  DIELECTRIC 
MATERIAL
A L L  L IN E  
W IDTHS = 2.4 nun
PORT 2PORT 1
Figure 4.6: Three coupled microstrip lines with a central open circuited line











Figure 4.7: Measured and modelled S-parameters for three microstrip lines with a central 
open circuited line
The main feature of these results is the sharp resonance around 11GHz, this is caused by the 
half wavelength resonance of the central open circuited line. The resonant frequency is being 
predicted reasonably accurately, this frequency is very dependent on the choice of coupled 
length. The coupled length, however, is difficult to estimate because of fringing effects both 
at the corners of the outer lines and at the ends of the microstrip line. For the model shown 
here the effective coupled length was set to 10.5mm, this is 1.0mm longer than the physical 
length of the central line which was 9.5mm. This is the standard effect of fringing, whereby 
open circuit lines are modelled as the physical length plus a short length of line to model 
the fringing capacitance [37].
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The wide FET structure has equal outer line widths, but a much thinner central gate line, 
in order to check the model a microstrip circuit of similar configuration was fabricated. A 
schematic of the circuit (circuit 3) is shown in figure 4.8
[ \ \ ]  METALLISATION
j [ DELECTRIC 
MATERIAL
W 1= W3 = 2.36mm
W2 = 0.48mm
PORT 5 9 = 0.60mm
h = 0.787mm
Figure 4.8: Three coupled microstrip lines Wi = W3 /  W 2
The tapers on the central line are used to obtain the best match from the high impedance 
central line to the 500 terminations used for S-parameter measurement. The measured and 
modelled results are shown overleaf for lines 1 and 2
PO RT 3  PO R T  4
PO RT 1 PO RT 6












Figure 4.9: Backward coupling for lines 1 and 2 of circuit 3
Again, as in the circuit of figure 4.2 good agreement is obtained for S21. The isolation is 
again being affected by reflections 21s in figure 4.4, possibly more so in this case because of 
the tapers on the central line.
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Figure 4.10: Backward coupling for lines 1 and 3 of circuit 3 
For backward coupling, S3 1 , reasonable agreement is obtained.
Thus these measurements show that within the range of measurement error introduced by 
the test fixture, mitred bends and tapered lines, the model predicts the performance of three 
coupled microstrip lines reasonably well.
S31 Measured 
S31 Modelled
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4.3 In itia l W ide FET Structure
4 .3 .1  In tr o d u c tio n
In this section the first of three wide FET structures will be studied. The first device was 
designed prior to the commencement of this work. It was designed using standard foundry 
devices, configured to give a large gate width. The width of the device was chosen such that 
variable coupling effects might be observed in the range of the measurement instrumentation 
available, tha t is 0.045GHz to 20.3GHz. As discussed in the preceding section, for coupled 
microstrip lines, maximum backward coupling is observed at a frequency such tha t the 
coupled length is one quarter of a wavelength. It was felt tha t the device should be long 
enough for maximum coupling to be observed, thus a quarter-wave frequency of 18GHz was 
chosen, this corresponds to approximately 1.5mm coupled length for microstrip on GaAs. 
Whilst a lower frequency would be desirable in terms of measurement accuracy and lower 
parasitic effects, it would require a longer device, and the yield of these devices will tend 
to decrease with device length. This is because the yield is dominated by the gate line, the 
gate has a length of 0.7/xm and a width of 1500/mi, to maintain the integrity of the gate 
across this length of wafer is extremely difficult. One of the main reasons for this is that 
approximately each 200fim2 of wafer is defined by a separate mask [99], thus for a 1500/um 
gate length 6 - 7  masks might be required, each of which must be accurately aligned, thus if 
two adjacent masks are misaligned by 0.35/im then the gate could become open circuit. Thus 
a width of 1500/im for the gate was the best compromise between, yield and measurement 
considerations.
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The chip was fabricated at GEC-Marconi Materials Technology Ltd(GMMT), Towcester, 
England, using the F14 process and was part of a Science and Engineering Research Council 
(SERC) initiative which gave academic institutions access to GaAs foundry facilities. A 
schematic of the layout of the chip is shown below
Figure 4.11: Initial wide FET test structure : FET 1
The chip measures 2180/mi by 938//m and the device is based on the GMMT standard 300/mi 
wide, 0.7/zm gate length device. In order to obtain a gate width of 1500/mi, four such devices 
were connected in parallel. Each 300/mi section is connected by two M2 - M3 via holes, these 
are required to maintain the maximum aspect ratio for a gap on any layer of 50:1 [24]. In 
this case the source to drain spacing is ~10/mi, two 300/xm FETs in parallel would produce a 
gap 600/mi by 10//m, violating the design rule, thus 300/xm sections were used. The inclusion 
of these vias means that the structure no longer has a uniform cross-section in the direction 
of propagation, this was one of the assumptions made in chapter 2. However, since the 
dimensions of the vias are very much smaller than a wavelength, they are initially assumed 
to have no effect, it will be seen from the results in this chapter that this is a reasonable 
assumption.
In figure 4.11 it is seen that each of the lines has a square bond pad at either end, these are 
120/im square and are initially wire bonded to the microstrip lines of the MMIC test fixture. 
The detailed cross-sectional geometry of the device will be discussed later in the section.
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In this section the d.c. characteristics of FET 1 are measured and compared with foundry 
data. Initial measurements showing the variation of device S-parameters with gate bias level 
are shown, further results using improved test fixtures are then discussed and compared 
to modelled results. The model is then used to predict optimum source and drain line 
dimensions for minimum forward coupling and the elfect of different gate line terminations 
is investigated. Full six-port S-parameters are presented at various bias levels and compared 
with modelled results, this leads to a number of improvements in the model. The model 
is then fitted to  the measured six-port data and reasonably good agreement is obtained. 
Finally some conclusions are drawn.
4 .3 .2  D .C . C h a r a c ter iza tio n  and  M ea su rem en t for F E T  1
In order to check the basic functionality of the devices the I-V characteristics of two devices 
were measured. These measurements would show whether transistor action was being ob­
tained, also a number of im portant d.c. parameters can be calculated from the curves, these 
are compared with manufactures data for similar devices. The results for two devices are 
compared to assess repeatability from device to device.
For d.c. testing the chips were mounted in a microwave test fixture, this reduced the number 
of mounting operations required to fully characterize the devices, the test fixture will be 
discussed in detail in the next section. The FET was configured in common source mode, 
drain - source current was applied through a lOOfi resistor and the gate was biased through 
a 100K12 chip resistor. The two devices measured were FET 1#3  and FET 1#7, the output 
I-V curves and the transfer characteristics for the the two devices are shown below
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100
A------- A 1#7  Vg=-1.0V
■------- ■ 1#7 Vg=-0.75V
• --------•  1 #7 Vg=-0.5V
v-— -v 1#3 Vg=-1.0V
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Figure 4.12: Output I-V characteristics for FET 1#3 and FET 1#7
These are typical FET output characteristics [75], showing the “knee” at the transition from 
the ohmic to the relatively constant output current region. This graph shows that transistor 
action is being obtained. The two devices’ characteristics differ quite substantially, but as will 
be seen from other results the performance is similar to that suggested by the manufacturers 
data sheets [24]. From the output characteristics the output resistance of the FET can be 
calculated, this is shown in table 4.9, measured at Vds=1.5V, VffS=-0.5V. It is interesting 
to note that above 1.5V Yds FET 1#7 shows a negative slope, although this might suggest 
a negative differential resistance it is in fact caused by thermal effects in the channel [1 0 0 ]. 
The other important d.c. parameters are obtained from the FET transfer characteristics, 
these are plotted overleaf
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Figure 4.13: Transfer I-V characteristics for FET 1#3 and FET 1#7
These results were taken at constant of 1.5V. Again differing results are obtained. From 
these graphs the d.c. transconductance, gm is obtained as the ratio of I^s to V gs- Also an 
estimate of the maximum drain-source current, can be made by extrapolating the curves 
to Vgs =  0.0V. Finally the pinch-off voltage,Vp is found where I^s =  0.0mA, this is the gate 
voltage required to “close” the channel. These parameters are shown below compared with 
manufacturers data for a single 300/im device
GMM[T 1 X 300/mi Wide FET 1 : 4 X 300//m
min. t y p . max. FET 1#3 FET 1#7
Irfss (mA) 30 45 60 134 117
gm (mS) 2 0 30 40 1 0 0 .8 95.5
Rds (ft) 640 1 0 0 150
Vp (V) -1 .2 -1 .8 -2.5 -1.57 -1.45
Table 4.9: D.C. parameters of FETs 1#3 and 1#7 compared with GMMT data
These results are consistent with the fact that the wide FET is four times the width of the 
1 X 300/im FET, in that there is approximately four times the maximum current, Idss as one 
would expect and also approximately four times the transconductance, since transconduc­
tance is also proportional to gate width. The output resistance is also consistent, showing
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tlie effect of four devices in parallel as a reduction by approximately four. The pinch-off 
voltage is within the range specified, and should not be greatly effected by the gate width. 
The two devices measured show reasonable consistency within the ranges specified by the 
manufacturers.
Thus the d.c. characteristics for two devices from the FET 1 design have been shown, 
although im portant in amplifier design, these parameters are less so in low power, switching- 
type applications such as those to be investigated in this work. However, they do serve to 
show th a t the FETs are functioning as transistors and the gate voltage is controlling the 
characteristics of the channel region, which is of prime importance in this work. They also 
show the the devices are typical of those produced by the foundry and therefore will be 
useful guides to the typical performance obtainable in the various applications investigated. 
Having completed the d.c. characterization, microwave characterization is presented in the 
next section.
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4.3.3 In itia l Voltage Controlled Results
In this section the FET 1 design is characterized at microwave frequencies. The MMIC chip 
is mounted in a microstrip test fixture to facilitate measurement on an HP8510B network 
analyser. A schematic of the test fixture is shown here
H  M MIC
■  C H IP
^  M IC R O S T R IP
p r o  M O U N T IN G  
^  P E D E S T A L  
[— I D IE L E C T R IC  
L - 1 M A T E R IA L
Figure 4.14: An MMIC microstrip mounting circuit
is a 0.787mm thick, 1 inch square, RT-Duroid™  board with er =  2.2. The microstrip 
are 5011 width, W=2.4mm. The chip is soldered to the brass pedestal and wire bonded 
25/mi gold wire from the device bond pads shown in figure 4.11 to the microstrip lines. 
The duroid circuit is then mounted on an aluminium carrier to which SMA connectors are 
attached. The SMA connectors are modified such that as well as contacting to the microstrip 
line they also make pressure contact to the microstrip board, grounding the underside met­
allization of the duroid to the aluminium carrier, details of this configuration are discussed 
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Figure 4.15: A detailed view of an MMIC microstrip mounting circuit
The device is configured as a four-port in order to investigate the variable coupling effects 
between the source and drain electrodes produced by varying the bias applied to the gate line. 
The gate is biased through a 100KI2 chip resistor. The device used for these measurements 
is FET 1#3. The S-parameters of the device were measured initially with no gate bias, and 
the three important parameters for directional couplers of backward coupling, S21 , forward 
coupling, S3 1 , and through transmission, S4 1 , are plotted logarithmically in figure 4.16. 
Initially the measurements are shown above 10GHz only, as these show the most interesting 
results and at this stage the lower frequency results showed no directional coupler properties
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Figure 4.16: S-parameters for FET 1#3 with no gate bias
The first point to note here is that directional coupling has been obtained across a large 
frequency band, ~  15GHz - 20GHz. This is centred around the quarter-wave frequency as 
discussed earlier. However, backward coupling is not being observed, as in the case of two and 
three coupled microstrip fines, in fact forward coupling is being exhibited i.e. IS211 < IS311 
(linear). However, this is a much more complex device as is seen in chapter 2 where the 
development of the model is discussed and simple assumptions based on passive three-line 
circuits are no longer valid. The effect of circuit parasitics must also be taken into account 
as discussed in chapters 2 and 3. However, all the measurements in this section use first 
iteration test fixtures which are far from ideal, and are included to show the early stages in 
the development of this work. The other important point to note from figure 4.16 is that the 
through transmission is less than the forward coupling, the opposite of this true for standard 
directional couplers. Also the level of the through transmission is very low, typically for a 
microstrip coupler at these frequencies with reasonably tight coupling, e.g. -6 dB then S41 
would be of the order of -0.5dB [101], although this device would not be expected to have 
this performance, levels of -15dB would be unacceptable in any application. The reason for 
these discrepancies will become clear as the section progresses.
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Having obtained the unbiased S-parameters for the device, the gate bias was applied to the 
device and the S-parameters measured, only negative gate biases are applied since forward 
bias could result in high gate currents which would damage the gate structure. The results 








Figure 4.17: Variation in S31 for FET 1#3 with gate bias
The graph shows normalized variation, that is, referenced to the zero bias results. Figure 4.17 
shows that between 2dB-3dB of variation is obtained, this is reasonable considering that a 
3dB change is 50% in terms of actual power level. The variation of the other two important 
transmission parameters are shown overleaf
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Figure 4.19: Variation in S21 for FET 1#3 with gate bias
Figure 4.18 shows the through transmission, it is seen to be increasing with reverse bias, the 
opposite of the forward coupling in figure 4.17, thus power is being switched from port 3 to 
port 4, this would seem to be the simple low frequency switching that would be expected 
for the FET, however in this case there is also directional coupling occurring, in that port 2
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remains isolated, in fact figure 4.19 shows that the backward coupling decreases with reverse 
bias for most frequencies across the band, apart from a sharp resonance in the centre of the 
band at -1.8V gate bias.
Thus these results show tha t directional coupling is obtained from a wide FET structure, 
the coupling is of a forward wave nature. The level of this coupling is controllable by the 
gate bias, the forward coupling decreases with gate bias, whilst the through transmission 
increases and the forward coupling decreases for most frequencies with reverse bias. The 
main drawback to these results is the low level of the through transmission, the following 
results are attem pts to improve the level of the through transmission whilst maintaining the 
voltage controlled directional coupling properties of the device.
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Im p ro v em en ts  in T h ro u g h  T ransm ission  of a  W ide F E T
It is well known that adding lumped capacitors at the end of the coupled region can improve 
the directivity of two line microstrip couplers [102]. It was felt that the capacitors may 
also increase the through transmission, since they would tend to short circuit resistive losses 
between gate to drain and gate to source. Thus, chip capacitors, C =  lpF , were obtained 
with reasonable microwave performance and added to the circuit as shown below
IR T 3P O R T  2
CAPACITOR
C=1PF
P O R T  4P O R T  1
Figure 4.20: Chip capacitors added to basic mounting circuit
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Figure 4.21: S-parameters for FET 1#3 with added capacitors
If these results are compared with figure 4.17, it is seen that as anticipated, the level of the 
through transmission, S41 has increased, however, so too have the backward and the forward 
coupling. The large band of low backward coupling is no longer present and in fact the 
through transmission is now at the lowest level.
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In an attem pt to increase only the through transmission, the capacitors connecting the gate 
to ports 2 and 3 were removed. The results for this configuration are shown below
-10
V-------- -V S21




12 14 16 18 2010
Frequency (GHz)
Figure 4.22: S-parameters for FET 1#3 with only two added capacitors
Figure 4.22 shows a dramatic improvement on the results with four capacitors, also comparing 
with figure 4.17 a large improvement is observed. From 14GHz the through transmission is 
greater than the forward coupling as expected for a standard directional coupler. The level of 
the through transmission is also much improved, at best it is -7.8dB. The backward coupling 
is also low resulting in directivities between 6dB-20dB from 14GHz-20GHz. However, as is 
often the case, these improvements in basic performance have been offset by a decrease in 
the amount of variation with gate bias, this has been reduced to ~ ldB , for both forward 
coupling and through transmission.
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The MMIC containing the FET 1 design also contained other circuits, the wide FET was 
not central on the chip and thus was not mounted centrally on the pedestal, this resulted 
in substantially longer bond wires on one side of the device. The longer bond wires were 
connected to ports 1 and 4, this explained the high through transmission obtained for the 
device. Thus another chip was cleaved such that the wide FET could be measured in iso­
lation. FET 1#11 was cleaved, and the wide FET was mounted centrally, with as short 
as possible bond wires to minimize their elfect. The S-parameter measurements are shown 
below
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Figure 4.23: S-parameters for FET 1#11 mounted centrally
There is seen to be a marked improvement compared with the original measurements in fig­
ure 4.17. The basic device, with no additional capacitors, gives through transmission greater 
than forward coupling and low backward coupling from 15-20GHz, resulting in directivities 
of between 10-30dB.
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Figure 4.24: Variation in S31 for FET 1#11 mounted centrally
A similar magnitude of variation to that for FET 1#3 is obtained. The through transmission 
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Figure 4.26: Variation in S21 for FET 1#11 mounted centrally
The general trends in these results is the same as those of FET 1#3, although the magnitude 
of the resonance in S21 is somewhat larger.
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Finally lumped capacitors were added as previously to increase the through transmission, 
the results are shown below
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Figure 4.27: S-parameters for FET 1#11 with two added capacitors
Again, a dramatic improvement is obtained in the through transmission from 10-15dB to
4-8dB, the coupling is only slightly altered, however the backward coupling is substantially 
increased. As previously, the amount of variation in the forward coupling and through 
transmission has been reduced to ~ ldB .
C onclusions
Voltage controlled directional coupling has been presented for two FET 1 type devices. Both 
exhibited similar trends, showing that the devices have reasonable repeatability. The effect 
of unsymmetrical mounting has been investigated and was found to have a marked effect 
on device performance. Attempts have been made to increase the level of the through 
transmission, a key parameter for a directional coupler, this has been achieved with the 
addition of lumped capacitors at the ends of the coupled region, however, this has led to a 
reduction in the amount of variation obtainable with gate bias.
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These initial results have shown the large effect tha t external parasitics can have upon 
the measured performance of microwave devices. In the following section these parasitics 
will be reduced and very different performance will be obtained for the device, even so the 
results in this section are promising in themselves, with further work, such as integration 
of the lumped capacitors on chip and optimization of the capacitor values, useful voltage 
controlled directional couplers could be obtained.
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4.3.4 Im proved Test F ix tu re  R esults
In this section the level of the parasitics associated with the test fixture are reduced. The 
S-parameters of FET 1#11 were remeasured in the original test fixture (figure 4.14) with 

























Figure 4.28: S-parameters for FET 1#11 in original test fixture
This format of results will be used throughout the rest of this work, that is : reflection 
coefficient, S n , top left; forward transmission, S3 1 , top right; reverse transmission, S21 , 
bottom left; through transmission, S4 1 , bottom right.
The results are slightly different from the original measurements of figure 4.23 showing 
the sensitivity of these circuits at high frequencies to the mounting and unmounting of 
components, such as the lumped capacitors. These results show the low frequency behaviour 
of the wide FET : at zero bias, power incident on port 1 splits equally between ports 3 
and 4, with slightly higher coupling to port 2, then as the gate bias increases, the channel
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resistance increases and the source and drain lines become isolated. The forward and reverse 
transmission are seen to increase rapidly with frequency and IS21 |> IS31 | up to 14GHz, this 
is the backward wave coupling tha t was anticipated for the device, similar to tha t obtained 
for two and three coupled lines [8 6 ]. When the channel resistance is high the reflection 
coefficient is reasonable, less than -lOdB up to 6 GHz and the through transmission is greater 
than -4dB. The directivity observed in the 0.1GHz - 14GHz region is very low ~  4dB. As in 
the original measurements, forward wave coupling is observed above 14GHz.
The major parasitic element here is the inductance of the bond wires, this can be as much 
as InH per mm for 25/mi diameter wire [103]. There are a number of ways to reduce the 
inductance : the diameter of the wire can be increased or a number of wires can be bonded 
in parallel. However, since the on chip bond pads are only 120/xm square and the bonding is 
being done by hand with solder, either of these options would prove difficult. An alternative 
is to use gold tape, this can have a thickness of 25/zm but can be very wide, thus reducing the 
inductance. The tape can be cut into a triangular shape and placed such tha t the base of the 
triangle is soldered to the microstrip line and the apex soldered to the on-chip bond pad. This 
produces a much lower inductance connection than a 25/mi wire, from the measurements 
in chapter 3 and the modelling to be discussed later in this chapter the inductance value 
appears to  be in the 0.2nH - 0.4nH range. Although lower in inductance, there is now a 
taper from 500 line width (2.4mm) to 120/nn, this too will have parasitics associated with 
it, but these will be lower than for a single wire. The length of the taper is ~  1mm and this 
is much less than a wavelength for most of the operating frequency, thus it will appear as a 
lumped inductance, with small fringing capacitance to ground.
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Figure 4.29: S-parameters for FET 1#11 with gold tape bonding
These results show dramatically different performance. The broad “peaking” around 6 GHz 
has been removed and in the pinched-off state both the forward and backward coupling 
increase smoothly with frequency as is the case for passive coupled lines, below the quarter- 
wave frequency [8 6 ]. In the pinched-off state, backward coupling is again observed and the 
directivity is increased in this case to greater than 7dB up to 7GHz, the reflection coefficient 
is now less than  -8 dB up to 8.2GHz and the through transmission is greater than -8 dB up 
to 19GHz. The high frequency region, greater than 14GHz is very different from the bond 
wire results as shown in figure 4.28, S21 is no longer at the low levels obtained previously, 
suggesting tha t the effects observed are due in part to the bond wires rather than purely the 
distributed coupling effects associated with the wide FET.
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These results show the device has two regions of operation
(i) Near zero bias - as a voltage controlled power divider/combiner where power incident 
on port 1 splits equally between the three output ports, the magnitudes at the ports are 
controlled by the gate bias.
(ii) Near pinch-off - the device behaves as a set of coupled lines, which from 4GHz to 7GHz 
gives -lOdB to -8 dB of backward coupling, directivity greater than 7dB, reflection coefficient 
less than -14dB and through transmission greater than -5dB. The amount of voltage control 
at these levels is minimal.
The dual nature of the device could make it useful in applications where many functions are 
required to be integrated onto one chip.
4 .3  In itia l W id e  FE T  Structure 115
M e a s u r e d  a n d  M o d e l le d  R e s u l t s
The inductive effect of the connections to the MMIC have been greatly reduced and the 
results are approaching those of the intrinsic device, these can now be compared with results 
from the basic model described in chapter 2. The equivalent circuit for the basic model is 





Figure 4.30: Basic equivalent circuit model for a wide FET
As discussed in chapter 2, the drain-source capacitance Cds bas been included in the inter­
electrode capacitance, C3 1 . Firstly the inter-electrode capacitances must be calculated, in 
order to do this the geometry of the electrodes must be obtained. In the basic model zero 
thickness conductors are assumed, the MMIC layout diagram was used to obtain the electrode 
lengths and spacings. Length rather than width is used here to remain consistent with the 
use of the term “gate length” .
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The geometry of the FET is described below
Source length =  30/mi 
Drain length =  30/mi 
Gate length =  1 .2 /mi 
Drain to  Gate spacing =  5//m 
Source to  Gate spacing =  5fim 
Device width =  1500/nn
The resistive network analogue [50] was then used to calculate the inter-electrode capaci­
tances. The FET cross-section was discretized into a 1000 x 1000 grid and 90 of these nodes 
were placed symmetrically across the FET electrodes to obtained the reduced matrix. It 
is noted tha t the gate length is given here as 1.2//m rather than 0.7/um as discussed in the 
introduction. This was an attem pt to maximize the number of nodes on the gate line. For 
gate lengths of less than 1.2/im only one node occurred on the strip, it was felt necessary to 
increase this to improve the accuracy of the capacitances. This results in 44 nodes across 
source and drain and 2 nodes across the gate. The speed of this method is dominated by 
the need to invert the 90 x 90 m atrix, this was felt to be the best trade off for accuracy and 
speed. As with all finite difference methods, the problem of aligning node points with actual 
metal edges occurs, in fact with 44 nodes spaced across the source and drain, a node spacing 
of 0 .6 8 /zm is obtained, this implies an effective gate width of 0 .6 8 /mi much closer to  the 
actual length, this was used as an initial estimate for the capacitances. Later an improved 
algorithm for the placement of nodes on the structure was developed such th a t 3 nodes were 
placed across the gate, giving an effective gate width of 1.39/im and results were found to 
be identical, a comparison of the results is shown in figure 4.31. This shows tha t the wide 
FET performance is dominated by the larger source and drain capacitances and the intrinsic 
FET elements.
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Having obtained the inter-electrode capacitances, the values of the intrinsic FET elements 
must be determined. The pinched-off depletion capacitance was set using Ayasli’s empirical 
expression [74] given previously as equation 2.47 and repeated here
Cdep =  60^- p F /m  (4.1)
Where lg is the gate length in microns and a is the active layer depth in microns. The active 
layer depth was set to a=0.2/im, this is a typical figure for low noise GaAs MESFETs as 
given by Pengelly [75], the GMMT F14 process used to fabricate the devices is optimized 
for low noise performance [24]. Taking the gate length as 0.7/im, the pinched-off depletion 
capacitance is obtained as 210 pF /m . When the model was being developed, GMMT had 
no foundry data  readily available for FETs used in this switching configuration (@ I^s=0), 
thus comparisons for this calculated figure were difficult to find. However, in 1994 GMMT 
introduced a new process optimized for switching performance, and have produced modelled 
data for a 4 x 75/mi FET, the pinched-off capacitance is given as 250pF/m  [24], thus the 
estimate using Ayasli’s expression was a reasonable approximation. A mid bias and zero bias 
capacitance were set as 500pF/m  and 600pF/m  respectively, these were chosen qualitatively 
to reflect the inverse square relationship of the voltage and capacitance in the simple Schottky 
barrier diode [104]. The other bias dependent param eter is the channel resistance R^s, this 
was set to  match the S-parameters measured at 0.1 GHz, the values in distributed units were 
: 6 mft.m (4ft), 30mft.m (20ft) and 90ft.m (60Kft), for the zero bias, mid bias and pinched- 
off cases (lumped values are shown in brackets). Finally the depletion resistance was set to 
2.1mft.m (1.4ft), a typical figure for this type of device [75].
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The results for this model are shown below, two sets are shown, dashed lines for inter- 
electrode capacitances using 2 nodes on the gate line and marked points for 3 nodes on the 
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Figure 4.31: Simulated S-parameters using basic model with two different effective gate 
lengths
Comparing these results with those of figure 4.29 it is seen that all the basic trends are 
reproduced reasonably well for all three bias levels up to 10GHz. The absolute magnitudes 
are not reproduced exactly, however, this model does not include the effect of the tape bond 
connections and the differences between figures 4.28 and 4.29 illustrate the effect connection 
inductance can have on measured data. Thus, even though the level of the inductance has 
been reduced by the use of gold tape bond connections, it was felt inductive connections 
must be included in the model before any fitting of modelled to measured data could be 
carried out. This is introduced in the next section.
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4 .3 .5  M o d e l Im p r o v e m e n ts  and  O p tim iz a tio n
In the previous section it was shown tha t the basic model simulated the general trends of the 
wide FET reasonably well, more accurate fitting of the model was then required such that 
optimization of the geometry of the FET and other investigations using the model could be 
carried out. The m ajor improvement required was the addition of the parasitic inductance of 
the tape bond connections, the methods employed for this have been discussed in section 2.5. 
The first method, using Mason’s non-touching loop rule was used initially, but was found to 
be impractical for devices with more than four ports, since the wide FET is a six-port device 
a more practical method was sought. The second method discussed was then used, this was 
the transfer of the basic model wide FET S-parameters to a commercial circuit simulator, 
the simulator used was EEsof Academ y™ .
Thus, the basic model was used to produce the four-port S-parameters for the wide FET, 
the gate line being open circuit, thus even though the device is a six-port, at this point 
only four-port data  is being used. The files containing this data  are transferred from the 
mini-computer performing the simulation to the workstation platform running the circuit 
simulator. A four-port S-parameter data block is defined in the simulator for each of the 
three bias levels and lumped inductors can be added at each of the ports. The S-parameters 
shown in figure 4.31 were passed to the simulator and 0.3nH inductors were added to the 
ports, the results are shown overleaf compared with the measured data  of figure 4.29
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Figure 4.32: Comparison of measured with modelled S-parameters for basic model with 
connection inductances added, L=0.3nH
These results show that the basic model with added inductance simulates the wide FET well 
up to 10GHz apart from the “drop-out” in S41, which may well be associated with the test 
fixture. The performance of the model above 10GHz is also quite good with the exception 
of the backward coupling, S21, however, considering this is a quasi-TEM model, with all the 
inherent frequency limitations discussed in chapter 2 , these results are very good.
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Using the model, the effect of increasing the inductance of the connections was investigated. 
In order to see if the results in the original test fixture could be reproduced, the inductance 
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Figure 4.33: S-parameters for basic model with connection inductances added, L=2.0nH
Many of the features present in the measured results of figure 4.28 are reproduced, the 
magnitudes are not exact, but with fitting of data this could be improved.
These results show that the basic model with added connection inductances simulates the 
performance of the wide FET well with low inductance connections. It was felt that the model 
was sufficiently good at this stage to be used to investigate other FET electrode geometries 
with the aim of reducing the forward coupling, and hence increasing the directivity of the 
FET at pinch-off, the directivity being a key parameter for any directional coupler.
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W id e FE T  E lectrode O ptim ization
The basic model could now be used to investigate other electrode geometries, including 
overall device width, in order to  optimize the directivity at pinch-off. The optimization 
procedure consisted of building up a data base of inter-electrode capacitances for a number 
of FET structures, simulating each of the structures with the same intrinsic FET model 
param eters and observing which gave the optimum directivity along with reasonable through 
transmission and reflection coefficient. The magnitude of the backward coupling was not 
a key param eter at this a stage, since this can vary greatly depending on the particular 
application.
A number of structures were investigated, a sample of the geometries simulated is given in 
the table below. These examples show the range of results obtained. In all cases the source 
and drain lengths are equal, so too are the source to gate spacing and drain to gate spacing, 
this was kept at 5.0/mi and the device width was set at 1500/mi
Device No. Source Length (//m) G ate Length (/mi)
1 18 1 .0
2 30 1 .2
3 60 1 .0
4 90 1 .0
5 1 2 0 1 .0
Table 4.10: Sample wide FET electrode geometries used for optimization
The table shows a broad range of source and drain lengths, gate lengths of 1.2/im for device 
No. 2 and 1.0/mi for the other devices were chosen for ease of node placement in the 
calculation of inter-electrode capacitances and as has already been shown the S-parameter 
results are not sensitive to variation in the gate length.
The S-parameters for these structures were simulated using the basic model without connec­
tion inductances, this allowed all simulations to be performed on one system, with no transfer 
of data  to a circuit simulator. The effect of the connection inductances would be to degrade
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directivity and reflection coefficient as seen in the previous section, thus the optimization 
could be carried out on the intrinsic device since the inductances would have a similar effect 
on all devices. The S-parameters for the five devices are shown below, the prime interest 
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Figure 4.34: S-parameters at pinch-off for five wide FET structures with different source and 
drain lengths
There are a number of trends observed here, firstly, the backward coupling, S21 is greatest for 
the shortest source and drain length and decreases with increasing source and drain length, 
this trend also occurs in passive coupled fines and has been checked using EEsof Academy™  
for similar sized structures on GaAs. Secondly, the through transmission decreases with 
increasing electrode length, this trend is caused partly by the intrinsic resistive elements 
in the model, however, the major factor in this loss is the high level of forward coupling, 
backward coupling and reflection coefficient. Even in the case of a lossless ideal -3dB coupler 
the through transmission is -3dB, since power is splitting equally between the outputs. Thus, 
here, with backward coupling of -5dB for example it can be shown that the maximum through
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transmission is -1.65dB, this does not include power reflected from port 1 or transm itted to 
port 3. Therefore, the trend observed in the through transmission can be thought of as 
resulting from the trends in the other S-parameters. Thirdly, the forward coupling, S3 1 , 
increases above 14GHz with decreasing electrode length, this will reduce the directivity, 
whilst below 14GHz the reverse is observed. The aim of this optimization was to  produce 
high directivity, it was felt tha t it was more desirable to have good directivity in the high 
frequency region, above 14GHz, since it is often more difficult to obtain good directivities at 
higher frequencies for microstrip couplers as seen in the passive line results in this chapter. 
The choice thus seemed to be between the 60/zm and the 90/im devices, further modelling 
to be shown later in this section, allowed one of these geometries to  be chosen.
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G ate T erm ination O ptim ization
Tlie measured and modelled data presented in the first part of this chapter have referred to 
wide FET structures with open circuit connections on the gate line. However, the model de­
veloped allows the wide FET to be simulated with different gate terminations. Furthermore, 
having simulated the wide FET, different terminations can be connected to the existing wide 
FET structure and the predictions of the model can be checked against measured data. Ini­
tially, these terminations were envisaged as being mounted as lumped components on the the 
microstrip test fixture, improvements to this method will be detailed in this section. Initially 
the simulations were with no inductive connections, again to speed up to tal simulation time, 
they will be introduced later in the section.
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Returning to the FET 1 structure with 30/mi source and drain width, the gate terminations 
were reduced to 250(2, the most interesting results were found at a slightly higher mid bias 
point than previously. The new mid bias point was at 90m(2.m channel resistance, and 
since the reverse bias has increased, the depletion capacitance must decrease, this was set to 
450pF/m. The results were resimulated for the open circuit case and are shown below, also 






. . . . . . . . . i
. . . . . . . *
. . . . . . . .
_ _ _ _ j_ _ _ _ _ j
















' . . . . . . . J






- - - - - - - M l
. . . . . . .  7.


































— j L — | i— — i
m_ _— 1 - - - - - - 1i- - - - - - - 1— J —
. . . . . . . .
i . . . . . . . . . i . . . . . . . . . i
I. . . . . . . . . ! . . . . . . . . . \
: :  i
. . . . . . . . . <
\. . . . . . . . I . . . . . . . . . . L
: I 
: • 


















Figure 4.35: S-parameters 30/im device with open circuit gate line
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Figure 4.36: S-parameters 30^m device with 25011 terminated gate line
It is noted that for the mid bias case that with 2500 terminations the forward coupling is 
3dB-4dB less than for the open circuit case, with little change in the backward coupling, 
thus the directivity has increased. If the terminations are further reduced to 500, further 
interesting results were obtained, shown in figure 4.37
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Figure 4.37: S-parameters 30fim  device with 5011 terminated gate line
These results show that the mid bias forward coupling now has a resonance around 13GHz, 
giving < -35dB forward coupling from 12GHz - 13.5GHz, the backward coupling is ~-7dB, 
this gives 28dB directivity, which even though over a small bandwidth is extremely high for 
a monolithic microstrip coupler. If 20dB directivity is taken as the specification then the 
bandwidth is from 8.5GHz - 14GHz, this is very good performance and compares well with 
commercially available microstrip coupler, for example MA-COM quote a lOdB coupler with 
a bandwidth of 7.0GHz-12.4GHz with a directivity of 20dB [101]. The commercial coupler 
has a backward coupling flatness with frequency of ± ldB , the wide FET has ±1.3dB, again, 
reasonably good.
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Having used the basic model to predict this improved performance, the electrode optimization 
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Figure 4.38: S-parameters at pinch-off for five wide FET structures with different source and 
drain lengths and 500 terminated gate line
These results show the 90//m device gave better performance than the 60/mi device across 
the whole band. The 120/zm device was better at higher frequencies, but it was felt that 
the improvement in the 90/im device over the 1 2 0 //m device in the 10GHz to 14GHz range 
warranted choosing the 90//m device.
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The model was then used to investigate the effect of device width on its performance. The 
90//m device was simulated at 1000/im and 2000/um to show the trends in performance around 
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Figure 4.39: S-parameters at pinch-off for 90/mi device with two different widths
The zero bias and mid bias S-parameters were reasonably insensitive to device width and 
thus are not shown to aid the clarity of the results. It is seen that as for passive lines, 
as the device width increases the frequency of maximum backward coupling, S21 decreases. 
For the wider device the forward coupling, S31, increases at high frequencies, resulting in 
reduced directivity. As would be expected, the narrower device also results in higher through 
transmission. Thus a device width of ~1300/zm was chosen, this should result in good high 
frequency directivity, with reasonable backward coupling and through transmission. At this 
stage the improvements in mid bias performance over pinched-off performance had not been 
fully validated by comparison with measured data and thus it was decided to continue with 
the 90/mi device for fabrication, the results are presented and discussed in detail in chapter 5.
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It must be remembered that this model contained no inductive connections, the effect of 
these was added for comparison with measured data, inductances of 0.3nH were added to 
the four ports, the gate was terminated with 5011 resistors in series with 1.8nH inductors. 
This inductance is made up of 0.3nH for the tape bond and 1.5nH for the resistor - through 
substrate wire bond combination. The level of this inductance was determined by mounting 
the resistor in a 5011 transmission line and measuring it in both grounded and in-series 
configurations, these measurements are discussed in chapter 3. The modelled wide FET
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Figure 4.40: Modelled S-parameters for 30/zm device with 5011 terminated gate line and 
inductive connections
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The figure shows the large effect of the inductive connections. The forward coupling is 
much larger in both the pinched-off and the mid bias states. The resonance has shifted to a 
much lower frequency and high directivity is obtained over a much smaller bandwidth. This 
degradation in performance was anticipated, since port 2 is term inated in a non-ideal 5011 
and the reflection from this port will add directly to the forward coupling signal at port 3 
as discussed in chapter 3. This model is representative of the measurement situation and 
shows th a t even with tape bond connections in place, the resonant behaviour of the forward 
coupling should be observed.
Having used the model to predict this interesting mode of operation for the wide FET, 
5011 terminations were added to FET 1#11 in order to check the model prediction. Chip 
resistors were epoxied to  the microstrip substrate, they were taped bonded to either end of 
the gate line and grounded with a through substrate wire bond. The major problem with 
this configuration was tha t the resistors provided a d.c. path  to ground for the gate bias, 
thus high currents would flow on the gate line. To overcome this problem, the gate bias 
was only applied for short periods, later microwave d.c. blocking capacitors were obtained, 
results using these are shown in the next section. The results for FET 1#11 are shown below
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Figure 4.41: S-parameters for FET 1#11 with 5011 terminated gate line
Comparing figures 4.40 and 4.41 it is seen that a resonance is observed at approximately the 
predicted frequency, but is of much lower Q, the pinched-off forward coupling is also lower 
than predicted. The other S-parameters agree reasonably well. If these results are compared 
with the open circuit gate line results of figure 4.32, it is observed that the directivity has 
not been increased, in fact in the pinched-off state it is slightly less. The bias level of the 
mid bias point is also noted as being different, however, the resonance observed in the 500 
terminated case was not observed at any bias level in the open circuited case.
Although the level of performance predicted by the model has not been attained, a resonant 
behaviour has been observed. The 500 terminations used are far from ideal and possess 
large parasitic inductances, it was felt that if they could be reduced, improved performance 
and agreement with the model could be obtained. The next section discusses the methods 
used to reduce the gate termination parasitics.
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4 .3 .6  F u rth er  T est F ix tu r e  an d  M o d e l Im p r o v em en ts  
In troduction
It has been seen tha t the addition of 501I terminations to the gate line of a wide FET produces 
a resonant behaviour in the forward coupling of the device. In addition to this however, from 
the definition of S-parameters [53, 54], which require all ports to be terminated in a finite 
impedance, it is seen tha t with 5012 terminations on the gate line, the wide FET is configured 
for the first time as a true six-port with a system impedance of 5012. Neglecting momentarily 
the parasitic inductances of the terminations, the four S-parameters shown in figure 4.41 are 
in fact four of the eight S-parameters required to characterize a symmetrical six-port.
These ideas led to the conclusion tha t the gate line need not be terminated on the microstrip 
substrate with poor quality chip resistors, but could be terminated by 5012 microstrip trans­
mission fines and external, high precision, coaxial 5012 loads, in the same manner as the four 
ports of the source and drain fines had been. This would not only reduce the parasitics of 
the gate terminations to a minimum and hence approach the high directivities predicted by 
the model, but also allow full six-port characterization of the wide FET, giving four more 
S-parameters which would aid in the fitting of measured to modelled data.
Test F ixture Im provem ents
In order to implement these ideas a new microstrip mounting circuit was required. To further 
reduce connection parasitics a high dielectric constant substrate was used, with €r =10.5, and 
height =  0.635mm, this would reduce the 5012 fine width from 2.4mm to 0.59mm, resulting in 
a much smoother transition from microstrip to  the 120/zm MMIC bond pad. The reduction in 
fine width also increased the spacing of the incoming microstrip fines which would minimize 
any coupling effects between these fines. The circuit layout used is shown overleaf
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Figure 4.42: Six-port Wide FET test fixture
The figure shows the six microstrip lines connected to each of the six ports of the wide FET. 
Since the wide FET is configured as a six-port the port numbering scheme has been changed 
as shown above. Forward coupling from source to drain is now S41 and backward coupling 
from source to drain is S31 . Another important feature is the inclusion of d.c. blocking 
capacitors, these are single layer high performance ceramic capacitors, initially the only 
value available was 5.6pF, later this was increased to 56pF. This allows d.c. to be applied to 
the gate without drawing large currents. The performance of these capacitors is discussed in 
detail in chapter 3. The gate bias was applied through a high impedance transmission line.
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FET 1#14 was mounted in this configuration and the six-port S-parameters were measured, 
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Figure 4.43: Source - drain S-parameter for FET 1#14
Comparing these results with those of figure 4.41 it is seen that the forward coupling, S41 
is much lower in both the mid bias and pinched-off states, resulting in higher directivity as 
predicted. The resonant behaviour of the mid bias state is again observed and is 9dB lower 
than the pinched-off state at 5.9GHz. The high frequency behaviour is also very different, 
the fall off above 14GHz in the backward coupling and through transmission observed in 
figure 4.41 is no longer present in the new test fixture results. All these improvements are a 
result of the lower level of parasitics associated with the new test fixture. Having achieved 
this improved performance, the detailed characteristics of the wide FET were analysed over 
the 4.0GHz - 10.75GHz bandwidth where the device has its optimum performance as a 
directional coupler. The backward coupling and directivity are plotted overleaf for this 
reduced band
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Figure 4.44: Coupling and directivity for FET 1#14
Across this band the coupler has a nominal coupling level of -8.9dB and a coupling flatness 
of ±2.2dB. The directivity is always greater than lOdB (plotted as a negative quantity for 
convenience), but moreover, the level of the directivity is tunable. It is well known [105] 
that in reflectometer measurement systems that the directivity of the measurement coupler 
defines the accuracy with which a return loss can be measured. Thus the high directivity 
band could be tuned to the band of interest and improved accuracy obtained. The tunable 
directivity would also allow rigorous directivity specifications to be met with high yields, by 
using post-fabrication tuning, a luxury not often available to the MMIC designer.
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Figure 4.45: Through transmission and reflection coefficient for FET 1#14
It is seen that the reflection coefficient is always less than -13dB, a reasonable level considering 
the presence of the tape bond inductances. The through transmission is always greater than 
-5.6dB, part of this loss is due to the high level of backward coupling, for this wide FET 
with nominal coupling of -8.9dB a through transmission of -1 .2 dB occurs due to the high 
coupling level. The test fixture will also introduce loss in transmission fines and tape bonds, 
however the losses associated with this test configuration are near the minimum possible and 
any further reduction would require alternative techniques i.e on-chip probing, as discussed 
in chapter 3. Any remaining loss will be associated with the wide FET structure, and this 
can be investigated using the model that has been developed.
— — ——  Through Transmission O Vg=-1.6V
Through Transmission Q Vg=-2.5V 
Reflection Coefficient Q Vg=-1.6V 
Reflcetion Coefficient Q Vg=-2.5V
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The new test fixture allowed the measurement of the S-parameters associated with the gate 
line, they are shown below in the same format as the source-drain S-parameters, note that 
the mid bias point is different from that for the source - drain S-parameters, later in the 































Figure 4.46: Gate S-parameters for FET 1#14
There are a number of features to note here, firstly at pinch-off backward coupling is observed 
from 4GHz - 14GHz at a lower level than for source and drain fines, as might be expected 
since the gate fine is very short Secondly, there are two regions of resonance, one
around 3GHz, the other around 17GHz, which effect all the S-parameters. Thirdly, the 
level of the through transmission is generally much lower than for the source or drain fines. 
Fourthly, the level of the through transmission at 0.1 GHz is masked by the presence of the 
5.6pF d.c. block.
The main feature of these results is the sharp resonances, it was felt that since they were 
present at all bias levels and effected all S-parameters, they were most likely caused by the
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test fixture rather than the wide FET itself. Using the circuit simulator, d.c. blocking 
capacitors and high impedance transmission line chokes were added to the basic model, and 
it was found that the resonances were indeed associated with the bias circuits. To remove 
these resonant effects either higher value capacitors, inductors, or both were required, these 
problems have been discussed in chapter 3, an increased inductance solution will be discussed 
later in this section and higher capacitances will be used in chapter 5. As an interim measure 
to obtain the gate S-parameters, the internal bias tees of the HP8510 VNA were used to 
apply bias to the gate line. This removes the need for any d.c. blocking capacitors or 
chokes, however, this also limits the bias dependent measurements to those S-parameters 
associated with the gate line. FET 1#7 was mounted in this test configuration and the gate 
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1#7 using HP8510 internal bias tees
The results show that the resonances have now been removed and backward coupling is 
observed from very low frequency up to 12GHz in a similar manner to the source and drain 
lines. Variable directivity is again observed, however, at a much lower level, than for the
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source - drain lines and with no resonant behaviour. The through transmission, S5 2 , is still 
much lower than for the source - drain lines, and level at 0.1 GHz is ~ -8 dB, implying a high 
d.c. loss mechanism.
For modelling purposes it is im portant tha t the gate S-parameters are measured at the 
same bias points as the source - drain S-parameters, this could only be achieved using 
on-substrate bias circuits, coaxial bias tees which could be moved from port to port as 
required would also provide this but were not available. Thus the performance of the on- 
substrate bias circuits had to be improved, as discussed above the values of inductance and 
capacitance used needed to be increased, higher value capacitors were not readily available, 
however, high value inductors could be obtained by using wire wound coils. These could be 
manufactured in-house using enamel coated wire. The design of these coils is discussed in 
chapter 3. After some experimentation reasonable performance coils were obtained, thus the 
high impedance transmission line choke was replaced with the choke coil, this enabling full 
six-port characterization.
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The mounting circuit for FET 1#14 was modified to take the choke coil and the S-parameters 



















Figure 4.48: Source - drain S-parameters for FET 1#14 with added choke coil
Comparing the source - drain S-parameters to those of figure 4.43 they are seen to be very 
similar, showing that the gate bias circuit did not have a major effect on these parameters.


























Figure 4.49: Gate S-parameters for FET 1#14 with added choke coil
The gate S-parameters are, however, very different from those of figure 4.46 and are much 
closer to those of figure 4.47 where no bias circuits were used. The very low frequency region 
is still affected by the low value of capacitance of the d.c. blocks. Thus the addition of choke 
coils to the bias circuit has been shown to reduce the effect of bias circuitry on measured 
S-parameters, the inclusion of high value capacitors in the next chapter will produce high 
performance broadband bias circuits.
Thus in the new test fixture of figure 4.42 much improved performance for the wide FET as 
voltage controlled directional coupler has been obtained. Tunable directivity has been shown 
over a wide band along with reasonable coupling flatness, reflection coefficient and through 
transmission. The model that has been developed will now be fitted to this latest measured 
data, firstly the newly obtained S-parameters will be investigated.
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M odelling  o f W ide F E T  Six P o r t S -p a ram e te rs
Having removed bias circuit effects from the measured gate S-parameter data, this could now 
be compared with results from the basic model, the S-parameters are shown here with con­
nection inductances Lc=0.3nH on all ports, depletion capacitance Cdep=600, 450, 210pF/m 
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Figure 4.50: Modelled gate S-parameters for FET 1 type device
These results show major differences from the measured data, especially at very low fre­
quencies, where for S22 and S52 there is no agreement. The basic model, while being able to 
simulate the source-drain S-parameters reasonable well, was obviously missing a key parame­
ters associated with the gate S-parameters. It became apparent that a large series resistance 
on the gate line could account for the effects observed in the measured data. Since the gate 
line was very wide ~1500//m and has a very small cross-section, a high level of resistance 
was very possible. To confirm this, simple d.c. resistance measurements were carried out 
on the gate line, the resistance was found to be 155.511. Using the well known formula for
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the S-parameters of a series impedance [53] this series resistance was converted to equivalent 
S-parameter, and gives Ss2=-8.15dB, this compares very well with the measured value of 
S52=-8.14dB at 0.1GHz. This resistive effect was included in the model by introducing a 
real part to the complex distributed series impedance matrix of the FET electrodes. The 
distributed resistance in 12/m for a 1.5mm wide device is 103.7kl2/m, the drain and source 
electrode resistances were also measured and found to be 1.112, equivalent to 73312/m. The 
model was resimulated with the same values as in figure 4.50, but with added electrode 
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Figure 4.51: Modelled gate S-parameters for FET 1 type device including electrode resis­
tances
It is seen that good low frequency agreement is now being obtained. Also, for the zero bias 
case, reasonable agreement is obtained across the whole bandwidth. However, for the mid 
bias and pinched-off states, while the general trends are correct, the absolute magnitudes 
are not in good agreement.
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The effect of the electrode resistances on the source - drain S-parameters must also be 
assessed. In figure 4.40 the S-parameters are shown for 0.3nH inductances on the source and 
drain ports and 2.0nH on the gate ports, in the new test fixture 0.3nH is placed on all ports, 
the basic model S-parameters with no electrode resistances are shown below and overleaf 
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Figure 4.52: Modelled source - drain S-parameters for FET 1 device with Lc=0.3nH on all 
ports
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Figure 4.53: Modelled source - drain S-parameters for FET 1 device with Lc=0.3nH 
ports and added electrode resistances
on all
It is seen that the S-parameters above 12GHz with added electrode resistances do not possess 
the resonant behaviour of the basic model S-parameters, and comparing to the measured data 
of figure 4.43 this would seem more representative of the observed trends.
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A further enhancement to the model must also be noted, the basic electrode geometry of the 
FET had remained unchanged up to this point, tha t is :
Source length =  30/nn 
Drain length =  30/xm 
Gate length = \.2jim  
Drain to Gate spacing =  5/xm 
Source to  Gate spacing =  5/j,m 
Device width =  1500/im
Following technical discussions with Eurochip, it became apparent tha t even though the 
MMIC layout defined a SOfim length for the source and drain electrodes, the actual length, 
due to the mesa effect of the etching process, was increased by 2 /mi per side, giving a new 
length of 34/zm. Allied to this was the fact tha t beneath, the third metal layer (M3) was 
a much thinner seed layer metal (M l), used to improve the contact between the GaAs and 
the M3 layer. The M l metal extended beyond the M3 metal by 2fim per side, resulting in a 
to tal metal width of 38^m. These discussions resulted in a new FET 1 structure :
Source length =  38/mi
Drain length =  38/mi
Gate length =  1 .0 /mi
Drain to Gate spacing =  2.3/wn
Source to Gate spacing =  2.3/nn
Device width =  1500)um
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The effects of this change in structure are shown below, using the same model data as in the 
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Figure 4.54: Comparison of wide FET models with 30/mi and 38/mi source and drain lengths
Only small changes are observed and all the previous trends including the resonant behaviour 
of the mid bias forward coupling are present. Similar results are also obtained for the gate 
S-parameters.
At this point it was felt that a good model for the device had been developed which re­
produced all the observed trends in both source - drain and gate S-parameters and that 
optimization of the model parameters could now be used to obtain good agreement between 
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F ittin g  o f  M odelled  to  M easured D ata
In order to carry out this procedure efficiently the effect of the tape bond connections had 
to be included in the intrinsic model, this would remove the need to transfer S-parameters 
to a circuit simulator and facilitate rapid processing of the complete model. This was im­
plemented as described in section 2.5 by the multiport connection method, this enabled the 
complete model to be simulated at 41 frequency points in approximately 5 seconds on a 
series 9000 HP minicomputer. Thus a large number of iterations could be performed very 
quickly, and since the fitting procedure was a manual one this was essential.
The fitting procedure was now undertaken, this was to be a manual procedure, whereby 
the model simulations were compared to the measured data, and the relationship between 
modelled S-parameters and the model parameters was obtained by performing a spread of 
simulations across a range of param eter values.
The measured data  being used for comparison is tha t of figures 4.47 and 4.48, this gives 
the best combination of measured data. The gate S-parameters of figure 4.47 were chosen 
because they contain the valuable low frequency information essential for obtaining a good 
fit. Although the data is for two different devices, if the gate data  for FET 1#7 in figure 4.47 
is compared to  tha t to  tha t in 4.49 for FET 1#14 above 4GHz, where the low value d.c. 
blocks are having little effect, the results are seen to be reasonably repeatable at each bias 
level.
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The channel and electrode resistances were set using d.c. measurements and 0.1 GHz S- 
param eter data. The depletion resistance was assumed to be constant with reverse bias 
and set to a typical value [75] of 1.4ft, 2.1mft.m in distributed units, leaving the depletion 
capacitance as a variable parameter. The model parameters are listed below with their initial 
values
Depletion Capacitance 
^ dep(zero bias) — 600pF/m  
Cdep(mid bias) — 450pF/m  
^ dep(pinch—off) 210pF/m
Channel Resistance 
^ds(zero bias) 6 mft.m  
bias) 0.24ft.m 
ds(pinch—of f ) 90ft.m
Electrode Resistance 
Rg =  103.7Kft/m 
Rs =  844ft/m  
R d = 844ft/m
Connection Inductances 
Lc=0.3nH
The results in figures 4.55 to 4.60 show a spread of depletion capacitance values for all 
S-parameters at three bias levels and compares them to measured data.
Firstly the mid bias state was optimized. The source - drain results are shown in figure 4.55, 
the gate results in 4.56. The modelled source - drain S-parameters at mid bias show that the 
reflection coefficient, backward coupling and through transmission are relatively insensitive 
to variation in the depletion capacitance. However, the forward coupling is seen to be very 
dependent upon the depletion capacitance. As the capacitance decreases, the resonant fre­
quency increases. The gate S-parameters, show tha t both the forward and backward coupling 
on the gate line are relatively insensitive to depletion capacitance. The through transmis­
Depletion Resistance 
R dep =  2.1mft.m
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sion shows resonant behaviour and again the resonant frequency increases with decreasing 
capacitance. This dual resonant behaviour enables good fitting of the model and highlights 
well how the combination of all S-parameters helps in the fitting of measured to  modelled 
data. The resonances are observed to have much lower measured Q than modelled, however, 
it must be remembered tha t the forward coupling, being at a low level is very susceptible 
to phasor cancellation and addition effects with signals reflected from the backward coupled 
port, port 3. Thus any minor differences in the phase relationships between modelled and 
measured data  could produce quite large differences, a t these low levels, in magnitude data. 
The optimum fit was found to be with Cdep=250pF/m .
The pinched-off S-parameters were then optimized and are shown in figures 4.57 and 4.58. 
The source - drain S-parameters show no large dependence upon depletion capacitance. In 
this state the resistive and capacitive coupling between the source and drain lines is at 
a minimum and the S-parameters will be more dependent upon electrode geometry. The 
optimum fit is difficult to determine from these alone, however, the gate S-parameters show 
strong dependence and allow good fitting. The best fit was found to be 87pF/m . This is 
much lower than the initial estimate, however, the empirical expression used in section 4.3.4 
was a very simple approach. The foundry data which gave C£/ep=250pF/m  was for a 4x75/im 
FET fabricated using a different implant type [24] and thus could be very different from the 
devices measured here.
Finally the zero bias state was optimized, shown in figures 4.59 and 4.60 and again little vari­
ation is observed for the source drain S-parameters. The small channel resistance of 6mf2.m 
is dominating the low frequency region of the S-parameters. The through transmission of 
the gate S-parameters again allows good optimization to be performed. The best fit was 
chosen as 500pF/m.
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Thus the model has been fitted to the measured data  reasonably well at three different bias 






Rg = 103.7KO/m 
Rs =  7330/m  




Improved performance for a wide FET used as a voltage controlled directional coupler has 
been obtained by reducing the parasitics of the mounting circuit to a minimum. The new test 
fixture enabled full six-port characterization to be performed, in which the gate associated 
S-parameters where measured, this led to enhancements in the model whereby electrode 
resistance was included. The gate S-parameters tended to  have strong dependence on bias 
level and this greatly improved the data fitting procedure. Reasonably good agreement has 
been obtained for all measured S-parameters at three different bias levels from 0.1 GHz to 
20GHz.
Channel Resistance
ds(zero bias) 6 mfi.m
dsfrnid bias) 0.24H.H1
^ds{pinch—of f) 9011 .m
Depletion Resistance 
Rdep =  2 .1m ll.m
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Figure 4.55: Comparison of measured and modelled source - drain S-parameters at mid bias 
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Figure 4.56: Comparison of measured and modelled gate S-parameters at mid bias showing
variation with depletion capacitance
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Figure 4.57: Comparison of measured and modelled source - drain S-parameters at pinch-off 
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Figure 4.58: Comparison of measured and modelled gate S-parameters at pinch-off showing
variation with depletion capacitance
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Figure 4.59: Comparison of measured and modelled source - drain S-parameters at zero bias 
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Figure 4.60: Comparison of measured and modelled gate S-parameters at zero bias showing
variation with depletion capacitance
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4.4 Sum m ary
In this chapter a detailed investigation has been performed on an initial wide FET design. 
The main feature of the chapter is the improvement in the test fixture performance and 
the improvements in measurements and modelling tha t this led to. The basic model of 
chapter 2 was used to investigate different gate line terminations, this predicted improved 
performance with 5011 terminations, this was carried out and found to be the case. The 
idea of a 500 term inated gate line led to full six port characterization, which in turn led to 
further model enhancements whereby electrode resistances were included. This highlights 
the interactive nature of the measurement and modelling process, where refinements in one 
lead to improvements in the other.
In the final test fixture shown in figure 4.42 directional coupler performance is obtained 
which is comparable with commercially available microstrip couplers [101]. Not only is the 
directivity of the coupler reasonable, lOdB from 4.0GHz to 10.75GHz but over part of this 
band it is tunable with gate bias. This allows for optimum directivity to  be tuned to a 
specific band giving enhanced coupler performance. This tunable directivity would also 
allow for post-fabrication tuning of devices to meet rigorous directivity specifications, which 
would improve device yield.
The basic model developed in chapter 2 has been enhanced and has been fitted to measured 
data, resulting in resonably good agreement. The model can now be used to predict the 
performance of other electrode geometries in the way the basic model was used in this 
chapter. In the next chapter the performance of this improved model will be tested with 
comparisons to other wide FETs with different electrode geometries.
C hapter 5
FE T  Structure Iterations and  
M odel Im provem ents
5.1 Introduction
The nature of MMIC design is a long turnaround time, from design to chip fabrication can 
take up to five months. For multi-project wafer designs, such as used in this work, the timing 
of design runs is controlled by the foundry, for GMMT this is every three to four months. 
This implies tha t if a design run is missed, this can delay obtaining a fabricated device by up 
to eight months. For this reason the first iteration design (FET 2) was undertaken prior to 
the electrode geometry optimization discussed in the previous chapter, the optimized device 
(FET 3) will be the subject of the next section.
The first two sections present measured and modelled results for FETs 2 and 3. The final 
section then introduces improvements to the model which result in good agreement between 
measured and modelled data for all three FET structures.
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5.2 T he Second W ide FET Structure
5 .2 .1  In tr o d u c tio n
The device to be discussed in this section is denoted FET 2 and was the first design carried 
out as part of this work, funded by a Eurochip quota award. The foundry process had been 
updated since the first design and is known as the F20 process [24], this uses gate lengths of
0.5/im, allows the use of via holes and gives usable FET performance up to 20GHz.
The design was again based around standard foundry components, and as in the FET 1 design 
the basic building block was the 300/mi single gate fingered FET. In the F20 process the 
source and drain lengths had been reduced from 38/mi to 22/im, it was decided to use these 
new electrode dimensions. The main reason for this was tha t the process used to fabricate 
the first FET was very different from the F20 process used for the second and a comparison 
of devices with identical source and drain geometries would not produce identical electrical 
results. Thus, while ideally only one param eter would be varied between iterations, in this 
case it was not possible. Having decided on source and drain lengths, the other variable 
param eter of device width had to  be chosen. While keeping the device length constant was 
an option, it was felt tha t because of the length of design turnaround, it would be beneficial 
to have as many measured param eter variations as possible in order to  test the validity of 
the model. It was thus decided to increase the device length to  2.0mm, intuitively this would 
reduce the frequency of distributed coupling effects and would reduce the effect of circuit 
parasitics on device performance.
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The FET electrode structure is summarized below
Source length =  22/im
Drain length =  22^m
Gate length =  0.5/im
Drain to Gate spacing = 2.3/zm
Source to Gate spacing = 2.3/mi
Device width =  2000/im
To obtain a device width of 2.0mm, six standard 300/mi devices were connected in parallel, 
the layout of the device is shown in figure 5.1
Figure 5.1: Second wide FET test structure
The configuration is the same as for the first design, with 120/mi bond pads at either end of 
source, gate and drain fines. However, since in the F20 process through vias were available, 
it was decided to allow for on-wafer probing. This involved placing grounded bond pads on 
either side of the signal bond pad to facilitate coplanar tip probing which is the common 
standard [24]. The via holes are marked as circles on the layout. It is also seen that the 
feed fines from the source and drain bond pads have been widened to reduce any inductive 
effects.
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In this section a d.c. characterization of two wide FETs is carried out and the results 
compared to those of FET 1. Microwave characterization is then performed on two devices. 
Six-port S-parameters are measured, firstly using low value d.c. blocking capacitors and a 
transmission line choke. The transmission line choke is then replaced by a choke coil and 
finally, high value d.c. blocking capacitors and choke coils are used. The model developed 
in the preceding chapter is then used to fit the measured data, and conclusions drawn.
5.2.2 D .C . C h arac te riza tio n
As for the FET 1 devices, two FET 2 devices were mounted in microwave test fixtures to 
allow both d.c. and microwave characterization. The output and transfer d.c. results are 
shown in figures 5.2 and 5.3
100
■»--------* 2#1 Vg=-1 25V
a-------a 2#1 Vg=-1 0V
■-------■ 2#1 Vg=-0.75V
• " — -• 2#4 Vg=-1 25V
v ----- -v 2 #4 Vg=-1 0V
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Figure 5.2: Output I-V characteristics for FET 2#1 and FET 2#4
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Figure 5.3: Transfer I-V characteristics for FET 2#1 and FET 2#4
Typical FET characteristics are observed in both cases. A large spread in results is observed, 
as with the FET 1 devices shown in figures 4.12 and 4.13. The d.c. parameters were 
calculated and are shown below in table 5.1
GMMT 1 X 300/im FET 1 FET 2
min. typ- max. FET 1#3 FET 1#7 FET 2#1 FET 2#4
ldss (mA) 30 45 60 134 117 148 196
gm (mS) 20 30 40 100.8 95.5 113 129
Rds (ft) 640 100 150 272 98
VP (V) -1.2 -1.8 -2.5 -1.57 -1.45 -1.75 -1.8
Table 5.1: D.C. parameters of FET 1 and FET 2 compared with GMMT data
For the FET 2 devices, the transfer results were measured at Vds=2.0V, this was felt to 
be a reasonable operating point for the device, gm was calculated at V5S=-1.0V. Rds was 
measured at V^S=1.8V and V5S=-0.75V. There is reasonable agreement with the expected 
trends, in that gm and Idss should be proportional to gate length. The pinch-off voltage is 
within the range specified by the manufacturer. The output resistance for FET 2 is seen to 
be lower than for the single 300/um device. For six devices in parallel the resistance would 
be of the order of a sixth of the single device value, as in the case of FET 2#4. The higher
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value for FET 2#1  may be due to the very wide gate of FET 2. In general, however, the 
d.c. parameters of the FET 2 devices show good agreement with expected trends and as 
with FET 1, show tha t these devices are typical of those produced by the foundry.
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5 .2 .3  M ic ro w av e  C h a ra c te r iz a t io n  o f F E T  2
Introduction
In this section the full six-port S-parameters of two FET 2 devices will be presented and 
compared with those of FET 1. All the improvements to the test fixture implemented through 
section 4.3.6 are shown, starting from high impedance transmission line chokes and low value 
d.c. blocking capacitors and concluding with coil choking and high value capacitors. Finally 
a second device is measured as a repeatability check.
Measured Results
The first of these devices, FET 2#1 was mounted in the updated test fixture shown in 
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Figure 5.4: Source - drain S-parameters for FET 2#1 with transmission line choke and 5.6pF 
d.c. blocks
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As with FET 1 backward coupling is observed, and the forward coupling exhibits a resonant 
behaviour at the mid bias point. Comparing these results to those for FET 1 in the same 
test fixture, shown in figure 4.43, there are a number of points to note. Firstly, the resonance 
in S41 is much sharper and is at slightly lower frequency as was intuitively predicted. The 
backward coupling is seen to be slightly higher for FET 2, at 10GHz FET 1 gives -7dB, 
whereas FET 2 gives -6dB. This agrees with the trend predicted by the basic model in 
section 4.3.5 and shown in figure 4.34. As in that case this increase in backward coupling 
leads to a decrease in through transmission for FET 2. The reduced length of the source and 
drain lines from 38/mi to 22/mi will result in higher d.c. resistance, also giving decreased 
through transmission. The reflection coefficient of FET 2 is generally of the same order as 
for FET 1~ -15dB to -20dB below 10GHz.


























Figure 5.5: Gate S-parameters for FET 2#1 with transmission line choke and 5.6pF d.c. 
blocks
Initially the mid bias point was set differently for the gate S-parameter in order to show
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the range of variation. In later measurements all S-parameters were taken at the same 
bias point. The general form of the S-parameters is the same as that for FET 1 shown in 
figure 4.46. The main difference is the much lower level of the through transmission, caused 
by the smaller cross section of the gate line. The trend for FET 2 is also different in that the 
pinched-off through transmission is not the highest of the three bias levels. Again, however, 
the S-parameters are being dominated by the effect of the bias circuits.
The transmission line choke was replaced with a wire wound choke and the S-parameters 
remeasured. The source - drain results are shown below.
FreqiMOcy(Qhz) Fnequency(Ghz)
drain S-parameters for FET 2#1 with coil choke and 5.6pF d.c. blocksFigure 5.6: Source -
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As with FET 1 there are few differences in these results with the addition of the choke coil. 
The sharp resonance at V5 =-1.5V is well reproduced. An extra bias level of V5 =-1.6V has 
been added to show the extent to which the resonance can be tuned. It is seen that 2GHz to 
3GHz tuning bandwidth is obtained, the directivity results will be plotted subsequently for 
comparison with FET 1 results. The reflection coefficient has been degraded slightly, this
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may have been caused by slight damage to tape bond connections during the addition of the 
choke coil. The level is still reasonable, at ~-13dB to 10GHz.












Figure 5.7: Gate S-parameters for FET 2#1 with coil choke and 5.6pF d.c. blocks
The sharp bias circuit resonances have been removed, revealing smooth forward and back­
ward coupled responses. Backward coupling is again observed. The through transmission 
retains a resonance around 3GHz, similar behaviour is observed in FET 1 shown in fig­
ure 4.47, the resonance there being at higher frequency, ~  8 GHz.
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In order to obtain measured data with a low frequency response that is unaffected by the 
gate bias circuits, high value d.c. blocking capacitors are required, 56pF single layer ceramic 






























Figure 5.8: Source - drain S-parameters for FET 2#1 with coil choke and 56pF d.c. blocks
Comparing these with figure 5.6, it seen that all the results are very similar. However, 
the forward coupling is slightly worse in this case. The mid bias resonance is at the same 
frequency, but at a higher level. This shows the sensitivity of the source - drain forward 
coupling to the changes in the gate terminations. The forward coupling, in both the pinched- 
off and mid bias states exhibits a large rippling effect. As discussed in chapter 3, this often 
occurs in microwave circuits and is caused by the phasor addition of two signals with different 
path lengths. The ripple frequency is easily related to the difference in path length, an 
expression for this is given in chapter 3. The ripple frequency observed here suggests a two- 
way path difference of ~14mm on the microstrip mounting circuit, this is approximately the 
length of the microstrip input lines. Thus it would seem that power is coupling to port 3, 
reflecting from the SMA/microstrip transition and passing to port 4, where is it rippling with
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the direct forward coupled signal. The actual forward coupled signal will be less than that 
shown in figure 5.8, up to a maximum of 6 dB less if the two signals are of the same amplitude. 
Taking this effect into account, the improvement in the mid bias directivity is greater for the 
56pF d.c. blocks in the 6 GHz to 8 GHz region than for the 5.6pF d.c. blocks. The directivity 
in the pinched-off state is also greater with 56pF d.c. blocks. This highlights the problems 
associated with the measurement of multiport devices with non-ideal connections.
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Figure 5.9: Gate S-parameters for FET 2#1 with coil choke and 56pF d.c. blocks
These results show the low frequency S-parameters unaffected by the bias circuits. The 
through transmission is seen to be very different, ~  5dB greater at 0.1GHz. Comparing the 
through transmission results to those for FET 1 using the HP8510 internal bias tees, shown 
in figure 4.47, the same monotonic increase at low frequency is observed, showing that the 
56pF capacitors are having very little effect.
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As a repeatability check, another device was mounted in this configuration and the full 
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Figure 5.10: Source - drain S-parameters for FET 2#4 with coil choke and 56pF d.c. blocks
Comparing these with figure 5.8, the resonance in the forward coupling is at the same 
frequency and very similar amplitude. The forward coupling at pinch-off is ~3dB lower 
around 6 GHz for FET 2#4 than for FET 2#1, this could be due to the repeatability of the 
test fixture assembly as well as the device itself. This highlights the advantage of on-chip 
probing where very repeatable connections can be obtained. It is observed that at Vg=- 
1.5V the two devices have different S-parameters at 0.1GHz, showing the spread in the d.c. 
parameters of these devices already observed in the d.c. characterization section.
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Figure 5.11: Gate S-parameters for FET 2#4 with coil choke and 56pF d.c. blocks
Comparing the results to those of figure 5.9 again good repeatability is observed, the through 
transmission resonance at zero bias is at the same frequency.
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As with FET 1 the directivity of the source - drain was calculated for comparison. The 
results for FET 2#1 with 5.6pF d.c. blocks were used since they show the high performance 
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Figure 5.12: Directivity and backward coupling for FET 2#1 with transmission line choke 
and 5.6pF d.c. blocks
The band of optimum performance, in terms of coupling flatness and directivity was chosen 
as 2.5GHz to 10GHz. The coupling flatness across this band is ±  3.5dB and the directivity 
is >12dB (plotted as a negative quantity for convenience). Comparing this to FET 1 results 
shown in figure 4.44, it is seen that while the coupling flatness is worst than the ±2.2dB 
for FET 1, the directivity has improved from lOdB to 12dB. However, the major feature 
of the FET 2 results is the tunability obtained in the lower frequency range. Directivities 
>25dB can be obtained from 2.5GHz to 5.6GHz with the aid of tuning at a coupling flatness 
of ±2.65dB. This performance compares well with that quoted for commercial microstrip 
directional couplers, MA-COM specify a lOdB coupler from 2.6GHz to 5.2GHz with ±1.0dB 
flatness and 20dB minimum directivity [101].
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The through transmission and reflection coefficient are shown below for this band
-10
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Figure 5.13: Through transmission and reflection coefficient for FET 2#1 with transmission 
line choke and 5.6pF d.c. blocks
The through transmission is again low as with the results for FET 1 shown in figure 4.45, it 
is hoped with the aid of the model developed in this work to improve upon this performance. 
The reflection coefficient is reasonable being <-12dB.
C onclusions
Two FET 2 devices have been fully characterized and show improved performance in terms 
of tunable directivity when compared to the FET 1 device. The through transmission and 
coupling flatness performance is less good for FET 2, it is hoped that using the model being 
developed in this work this performance can be improved. The measured data shown in this 
section was then used for fitting of the model, these results are presented and discussed in 
the next section
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5 .2 .4  M o d e llin g  o f  F E T  2 
Introduction
The model developed in chapter 2 and improved in section 4.3 will be fitted to the data for 
the FET 2 device shown in the preceding section. Initially the inter-electrode capacitances 
of the structure are calculated. Then using low frequency S-parameter measurements and 
d.c. resistance measurements the electrode series resistances and channel resistances are 
obtained. The depletion capacitance is then varied to  obtain best fit to the measured data.
M odelling R esu lts
The geometry of the FET electrodes is given below
Source length =  22/zm
Drain length =  2 2 /xm
Gate length =  0.5/nn
Drain to Gate spacing =  2.3/Lim
Source to  G ate spacing =  2.3/im
Device width =  2000^m
The inter-electrode capacitances for the structure were calculated using the resistance net­
work analogue. The reduced length of the source and drain electrodes allowed three nodes to 
be placed across the 0.5/mi gate line, whilst maintaining a reasonable sized reduced matrix 
for inversion.
The resistance of the gate line was measured and found to be 3250, this is equivalent to 
162.5KO/m. The resistance of the source and drain electrodes was found to be 8000/m , 
which is higher than  the FET 1 value of 7330/m  as expected. The zero bias channel resistance 
was measured as 4 .00, as for FET 1, this gave a distributed value of 8m 0.m , the mid bias
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and pinched-off channel resistances were given the same to tal values as for FET 1, since the 
S-parameters at 0.1 GHz were to be set at the same values as for FET 1, in distributed units 
these were, 0.3212 and 12011.m respectively. The depletion capacitances were set at reasonable 
levels and the depletion resistance and connection inductances remained the same as for FET
1. The param eter values are summarized below
Depletion Capacitance 
^ dep(zero bias) — 500pF/m  
^ dep(mid bias) 300pF/m
^ dep(pinch—off) 200pF/m
Channel Resistance 
^ds^zero bias) — 8 m l2 .m 
'̂ds(mid bias) 0.32ml2.m
Rdsipinch-ofj) = 12012  .m
Electrode Resistance 
Rg =  162.5K12/m 
Rs =  80012/m 
R d =  80012/m 
Connection Inductances 
Lc=0.3nH
The measured data used for comparison was tha t of figures 5.8 and 5.9, it was felt tha t these 
results showed the typical performance of the FET 2 devices rather than the 5.6pF d.c. 
block results which show slightly improved performance. The S-parameters were simulated 
at different Cdep values and the results are shown in figures 5.14 to 5.19.
The mid bias state S-parameters are shown in figures 5.14 and 5.15. The source - drain 
S-parameters show similar trends to the FET 1 device, in th a t only the forward coupling 
shows a large sensitivity to Cdep- The resonant frequency again increases with increasing 
capacitance. The resonance is slightly lower in frequency in FET 2 than FET 1 for the 
measured data, and more so for the modelled data, as was intuitively predicted because of 
the increased width of the FET 2 device.
Depletion Resistance 
Kdep =  2 .1m l2 .m
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The optimum Cdep value is difficult to determine from this data  alone, however, the gate 
S-parameter data shown in figure 5.15 enables the best overall fit to be chosen. The resonant 
behaviour of the through transmission indicates a best fit with Cdep=180pF/m .
The pinched-off source - drain S-parameters are shown in figure 5.16, as with FET 1, there 
is little variation with Cdep• The fit of the model is reasonable, except for the low frequency 
forward coupling, in the 4GHz region where a lOdB difference is observed. This however, was 
the best fit obtainable, further improvements to the model to be outlined in later sections 
will improve this fit. The gate S-parameters shown in figure 5.17 again enabled the best fit 
to be chosen as Cdep=100pF/m .
Finally the zero bias state was optimized, very little variation is observed as the source - 
drain S-parameters are dominated by the low channel resistance. Using the resonant through 
transmission of the gate S-parameters, the best fit was chosen as Cdep=600pF/m . The 
optimized model parameters are shown below
Depletion Capacitance 
Cdep(zero bias) — 600pF/m  
^ dep{mid bias) 180pF/m
^ dep(pinch—off) = 100pF/m
Channel Resistance




Rg =  162.5KO/m 
Rs =  8000/m  
R d =  8000/m
Connection Inductances
Depletion Resistance 
R dep =  2.1m0.m
Lc=0.3nH
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C onclusions
In this section modelled data  has been fitted to measured data for the FET 2 device and 
a reasonable level of fit has been obtained. The pinched-off forward coupling is not being 
modelled well at low frequencies, later in this chapter further enhancements to  the model 
are introduced which will improve this fit.












a  M easu red  V g=-1.5V
 Cdep=300pFArf
 C dep=180pF/M












Figure 5.14: Comparison of measured and modelled source - drain S-parameters at mid bias 
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Figure 5.15: Comparison of measured and modelled gate S-parameters at mid bias showing
variation with depletion capacitance
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Figure 5.16: Comparison of measured and modelled source - drain S-parameters at pinch-off 






o  M e ssrs  e d  Vg=-2.SV
C dep=200pF/M
 Cdep=100pF/M






-50 0 10 20
Frequency(G H z)
S 5 2
0 1— - ------- ------- ]--------- !--------f
-1 0
! . . . . . . . t
in— jL ........\L......... i.......<4r ^ i - -
-2 0 s» ! * V |
.......... tnCf>x. .. .
-3 0 K '
p  c □
/ k j £ N
-4 0
. . . . — t ......—|i— | .....'* 1
N
r  ... 
k *
......... j-. . . . - j
[ H
iV-5 0 i  i 1 :. i____ i i_____i
R equency (G H z)
10
F requency(Q H z)
Figure 5.17: Comparison of measured and modelled gate S-parameters at pinch-off showing
variation with depletion capacitance
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Figure 5.18: Comparison of measured and modelled source - drain S-parameters at zero bias 
showing variation with depletion capacitance
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Figure 5.19: Comparison of measured and modelled gate S-parameters at zero bias showing
variation with depletion capacitance
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5 .2 .5  C o n c lu sio n s
A second wide FET structure has been characterized and modelled data has been fitted 
reasonably well to the measured data. The performance of the device in terms of tunable 
directivity has been shown to be better than tha t for FET 1, particularly if only the intrinsic 
isolation signal is considered and reflections from connector transitions are ignored. For the 
case of 5.6pF d.c. blocking gate capacitors particularly good performance has been obtained, 
highlighting the devices sensitivity to gate terminations.
As a repeatability check, two devices have been characterized and show very similar perfor­
mance. Different S-parameters at 0.1 GHz are obtained for the two devices, however, this 
does greatly affect the microwave repeatability of the devices, in tha t resonances occur at 
the same frequency and have very similar amplitudes. The microwave repeatability has been 
shown to be good, this not only shows tha t the devices themselves are repeatable but also 
shows tha t the microstrip mounting circuit and tape bonding method are also reasonably 
repeatable.
The FET 2 devices have been made compatible with on-wafer probing, it is hoped in future 
work to carry out these measurements, and obtain measurements of the intrinsic device 
performance unaffected by reflections from connector transitions. It is also hoped to include 
the microstrip mounting circuit, transitions and bias circuits in the modelling procedure to 
give a more complete insight into the measurements taken in this section.
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5.3 T he Third W ide FET Structure
5 .3 .1  In tr o d u c tio n
In this section a wide FET with the optimum electrode structure predicted by the basic model 
in section 4.3.5 is fully characterized. This device is denoted FET 3 and was fabricated using 
the GMMT F20 process, funded by a Eurochip quota award.
The source and drain length predicted by the basic model was 90/mi, this resulted in a 
fabricated width of 94/nn including the M l layer metal width. The remaining dimension to 
be decided was the device width. Having increased the device width in the FET 2 design, 
it was decided to reduce the width for the FET 3 design to  1.36mm. Intuitively it was 
felt this would result in higher frequency distributed coupling effects and higher through 
transmission, the low through transmission measured in FET 1 being a m ajor drawback in 
its performance. The final electrode geometry is summarized below
Source length =  94/xm
Drain length =  94/xm
Gate length =  0.5/zm
Drain to Gate spacing =  2.3/zm
Source to Gate spacing =  2.3/zm
Device width =  1360^m
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The FET 3 layout is shown below
o m U L l°l 1 l°l J U L l s J o
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Figure 5.20: Third wide FET test structure
The same basic layout is used again, however, this design no longer uses standard foundry 
devices. The main difference in the FET 3 design is the reduced number of M2-M3 vias, 
after discussions with Eurochip and the GMMT foundry it was felt that the yields obtained 
for FETs 1 and 2 suggested that wider devices could be used. Thus only one via is used 
to join two devices of ~600/un width. The source and drain lines are again terminated in 
120/mi bond pads with ground pads for on-wafer probing. The other feature of note here 
is the inclusion of on-chip 501) resistors. Using the basic model, enhanced performance was 
predicted with 5011 gate resistors for all structures simulated in the optimization procedure, 
thus these were included in the FET 3 design. On-chip d.c. blocks of 36pF were included in 
series with the gate resistors, the performance of these was found to be good and is shown 
in chapter 3. The transmission line connections between the source and drain electrodes and 
the 1 2 0 /mi bond pads form a sharp discontinuities, these were required to keep the area of 
GaAs used to a minimum. The physical size of these discontinuities was felt to be small 
enough such that the parasitics associated with them would be very small.
In this section the d.c. characteristics of two devices are presented. These two devices are 
the measured between 0.1 GHz to 20GHz using both on-chip d.c. blocks and gate resistors 
and external terminations and d.c. blocks mounted on the microstrip circuit. The measured 
data is then used in fitting of the modelled data. Finally some conclusions are drawn.
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5.3.2 D .C . C haracteriza tion
Two FET 3 devices were mounted in microwave test fixtures and the d.c. I-V characteristics 
were measured and are shown below
125
-A  3#2 Vg=-1,0V 
-■  3#2 Vg=-0.75V 
-O  3 #2  Vg=-0.5V 
■V 3#1 Vg=-1.0V 







.50 1.0 1.5 2.0 2.5
VdS (V)
Figure 5.21: Output I-V characteristics for FET 3#1 and FET 3#2
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Figure 5.22: Transfer I-V characteristics for FET 3#1 and FET 3#2
A large spread in the d.c. characteristics is again observed as for FET 1 and FET 2. The 
d.c. parameters are calculated and shown in table 5.2, the transfer results were measured 
at Vc/s=2.0V and gm is calculated at Vgs= -1 .0 V. Rds is calculated at V,is= 1 .8 V and Vgs=- 
0.75V.
GMMT FET 1 FET 2 FET 3
typ. 1#3 1#7 2 # 1 2#4 3#1 3#2
ldss (mA) 30 - 60 134 117 148 196 178 98
gm (mS) 20 - 40 1 0 0 .8 95.5 113 129 109.6 60.8
Rds (ft) 640 1 0 0 150 272 98 250 294
VP (V) -1 .8 -1.57 -1.45 -1.75 -1 .8 -1 .8 -1 .8
Table 5.2: D.C. parameters of FET 1, FET 2 and FET 3 compared with GMMT data
The FET 3 device has a total width of 1.36mm, however, since there are only one set of 
joining vias on the source and drain lines, the active gate length of FET 3 is only slightly 
less than that of FET 1 which is 1.2mm. The FET 3#1 results for Irfss and gm fall within 
the ranges specified by the manaufacturer. However, FET 3#2 is below specification for 
both Idss and gm, this may be due to the use of active gate widths of 600/im, much wider 
than the normal foundry standard of 300//m. The channel resistance for both devices does
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not agree well with expected trends, this may again be dne to  the large active gate widths 
of the FET 3 device. The pinch-off voltage is well within the range specified by GMMT.
These results have shown a large spread in the d.c. parameters of the FET 3 devices, the 
microwave characterization in the following sections shows tha t provided the d.c. channel 
resistance is set at the same level, very similar microwave performance is obtained for the 
two devices.
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5.3.3 M icrowave C harac teriza tion  of F E T  3
I n t r o d u c t i o n
In this section the six-port S-parameters of FET 3#1 and FET 3#2 are measured from 
0.1 GHz to 20GHz. FET 3#1 is mounted with 56pF d.c. blocks and choke coil biasing. 
FET 3#2 uses the on-chip gate resistors and d.c. blocks and thus only the source - drain 
S-parameters are shown in this case.
M e a s u r e d  R e s u l t s
FET 3 #1  had been mounted in the microwave test fixture shown in figure 4.42, with the high 
























Figure 5.23: Source - drain S-parameters for FET 3#1 with 56pF d.c. blocks and choke coil
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The basic trends observed here are the same as for FETs 1 and 2 with backward directional 
coupling being exhibited in the high channel resistance states. The backward coupling was 
at a lower level than for FETs 1 and 2, as the basic model had predicted and the through 
transmission was higher. However, the forward coupling for FET 3 is higher, that is worse, 
in terms of directivity than for either FET 1 or FET 2, and this for the optimum structure 
predicted by the basic model. The other feature of these results is the high level of the 
reflection coefficient in the high resistance states. It was felt that this might be the cause of 
the poor forward coupling, in that, high reflections from port 3 could produce poor overall 
forward coupling as discussed earlier. Before investigating this further the gate S-parameters 
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Figure 5.24: Gate S-parameters for FET 3#1 with 56pF d.c. blocks and choke coil
If these are compared to those of FET 2#1 in figure 5.9 similar trends are observed. The 
through transmission at 0.1GHz is higher for FET 3 than for FET 2 since the devices have the 
same gate cross section but FET 2 is wider than FET 3, producing a higher series resistance. 
The difference between forward and backward coupling in the high channel resistance states
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is much less than for the other FET structures, this is most likely due to the large difference 
in electrode lengths, i.e. 94/xm : 0.5/xm, leading to a reduction in the directional properties 
of the structure.
Returning to the source - drain S-parameters, the poor reflection coefficient of the source - 
drain S-parameters was seen as a key feature of these results and reasons for this performance 
were sought. The first possibility was that the sharp discontinuities joining the source and 
drain line bond pads to the electrodes where having a much larger effect than expected. 
As part of the the design of the FET 3 devices a control device was also designed which 
consisted of only the M3 layer metallization, that is, no gate line, no active layer and no 
Ml metal layer. Thus measurements on this device would show up any poor performance 
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Figure 5.25: S-parameters for COUP 3#1 showing all port reflection coefficients 
The form of these results is as expected, showing backward coupling. The through transmis-
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sion is much higher than for FET 3#1 and this result shows tha t the presence of the gate 
electrode and the resistive nature of the wide FET device adds ~3dB of loss at 10GHz. The 
forward coupling is much lower than for the FET 3#1 device as is the reflection coefficient. 
If the parasitics of the bond pad to electrode transmission lines had been high, these results 
would have been been much less good. These results imply tha t the basic model could not 
predict the performance of the FET 3#1 structure well. As will be seen subsequently, the 
addition of the electrode resistances to the basic model does not account for the large dis­
crepancies observed. The model required another large effect to be included to model this 
performance, the next section will outline further improvements in the model which resulted 
in good model agreement for all three FET structures.
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As a repeatability check, to ensure that this performance was not caused by a poor fabri­
cated device, another FET 3 device was mounted and tested. FET 3#2 was mounted in a 
microwave test fixture and having checked the performance of the on-chip resistor d.c. block 
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Figure 5.26: Source - drain S-parameters for FET 3#2 with on-chip 36pF d.c. blocks and 
gate resistors
FET 3#2  shows very similar performance to FET 3#1. The levels at 0.1GHz of the mid 
bias points are different, this reflects the very different d.c. characteristics of the devices 
measured earlier. The microwave performance, however, exhibits good repeatability. These 
measurements implied that the performance of the FET 3 devices was indeed much poorer 
than expected and further extensions to the model would be required
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C onclusions
Two FET 3 devices have been characterized from 0.1GHz to 20GHz, their performance was 
found to be less good than expected. A passive structure was used as a experimental control 
to show th a t the poor performance was not being caused by the sharp discontinuities in the 
transmission lines connecting bond pads to  the source and drain electrodes. The performance 
of the second device showed good repeatability to the first device, showing tha t the poor 
performance was not caused by defects on one particular device. This led to the conclusion 
tha t the basic model lacked a m ajor element, this is confirmed in the next section where the 
performance of the basic model is shown.
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5 .3 .4  M o d e llin g  o f  F E T  3
In this section, using the basic model with added electrode resistances, the performance of 
FET 3 was simulated. The device geometry used for simulation is given below
Source length =
Drain length =  94//m 
Gate length =  1.0/zm 
Drain to  Gate spacing =  2.3^m 
Source to Gate spacing =  2.3/zm 
Device width =  1360^m
As with FET 1 the long source and drain lines result in only one node on the 0.5/im gate line 
for inter-electrode capacitance calculations, thus a gate length of 1.0/mi is used to enable 3 
nodes to be placed on the gate.
The resistances of the electrodes were measured, the gate series resistance was found to be, 
R5=220O, this is a resistance per metre of 161.7KO/m, this compares well with the FET 2 
gate resistance of 162.5Kfi/m. The source and drain electrode resistances gave a resistance 
per metre of 225fi/m , much less than FETs 1 and 2 as expected.
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Fitting of the model to measured data was carried out and as expected only a poor fit 
was obtained. The model predicted much better performance than was obtained, thus the 
variation of the model data with depletion capacitance is not shown here and only best fitted 
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Figure 5.27: Measured and modelled source - drain S-parameters for FET 3
Reasonable fit is obtained for the through transmission, reflection coefficient and backward 
coupling, however, the forward coupling in the high resistance states is not simulated well. 
The gate S-parameters were also measured and modelled, the results are shown in figure 5.28
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Figure 5.28: Measured and modelled gate S-parameters for FET 3
The fit obtained here is good for all the gate S-parameters, this suggested that the problems 
in the model lay in the source - drain elements. The final values for the parameters of the 
model are given below
Depletion Capacitance 
^ dep(zero  bias)  500pF/m
^~'dep(mid b ias) =  130pF/m 
C  dep(p inch—o f  f )  = 90pF/m
Channel Resistance 
^ ( i s ( z e r o  bias)  5.4m0.m
d s (m id  bias)  = 0.22O.m 
^ d s ( p i n c h —o f f )  — 820.m
Electrode Resistance 
R g = 161.7KO/m 
Rs = 2250/m  




R dep = 2.10.m
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5 .3 .5  C o n c lu s io n s
A third wide FET structure has been fully characterized. The electrode geometry was 
predicted by the basic model as giving good directional coupler performance, this has not 
been found to  be the case. A passive two coupled line structure has been used as a control 
and found to  have reasonable performance, this suggests tha t the poor performance is not 
due to the test fixture or the sharp discontinuities used on-chip. Thus it seems tha t the basic 
model requires further elements to adequately model this structure, these enhancements are 
investigated in the next section.
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5.4 F in a l W id e  FE T  M od el Im p rovem en ts
5.4.1 In tro d u c tio n
In the preceding sections of this chapter it has been seen that the model developed fitted 
FET 1 reasonably well, FET 2 in general was also modelled well, apart from the forward 
coupling at pinch-off, however, the forward coupling for FET 3 could not be modelled in 
either the mid bias or the pinched-off states. This led to an investigation into improvements 
to the model, these are outlined below.
5.4.2 O hm ic C ontact R esistances
In the basic model the ohmic contact resistances have been included in the channel resistance, 
more strictly these are represented as discrete elements as shown below
S O U R C E  G A T E  d r a i n
Rds
Figure 5.29: FET model with added ohmic contact resistance
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The value of the ohmic contact resistance, Rn+ was set at 2.1mft.m using data from the 
GMMT design manual [24], to maintain the total lumped channel resistance at 4ft, the zero 
bias channel resistance was reduced in each case. The S-parameters for the three devices 
were resimulated using the updated model, the element values used for the three devices 
are summarized in table 5.3 below, the values of some of the depletion capacitances are 
different from the optimized values of previous sections, this is to allow comparison of model 
improvements shown in this section.
FET 1 FET 2 FET 3
Source/Drain length (/im) 38 22 94
Source/Drain spacing (/mi) 2.3 2.3 2.3
Gate length (/mi) 1.0 0.5 1.0
Device width (/mi) 1500 2000 1360
Cdep(l) (pF/m ) 600 600 600
CdeP(2) (pF/m ) 295 200 194
C,eP(3) (pF/m ) 147 167 167
Rds(l)  (mft.m) 3.9 5.9 3.4
Rds(2) (ft.m) 0.24 0.32 0.22
R<fs(3) (ft.m) 90 120 82
Rdep (ft.m) 2.1 2.1 2.1
Rn+ (ft.m) 2.1 2.1 2.1
Rg (ft/m ) 103.7K 162.5K 161.7K
RStd (ft/m ) 733 800 225
Lc (nH) 0.3 0.3 0.3
Table 5.3: Model element values for FET 1, FET 2 and FET 3
Where 0 ^ ( 1 )  is the zero bias depletion capacitance, Cdep(2) is the mid bias depletion ca­
pacitance and Crfep(3) is the pinched-off depletion capacitance. The drain - source resistance 
follows the same convention.
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The measured and modelled results for the three devices are shown in figures 5.30- 5.35. 
The effect of the added ohmic contact resistance was found to  be small. These results are 
not optimized for best fit but are used as benchmarks for comparison with the results of 
the further improvements to the model discussed in this section. All model parameters 
shown in table 5.3 will remain constant in this section, so as comparisons can be made when 
improvements to the model are introduced.
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Figure 5.31: Gate S-parameters for FET 1 with added ohmic resistance
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Figure 5.33: Gate S-parameters for FET 2 with added ohmic resistance
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Figure 5.35: Gate S-parameters for FET 3 with added ohmic resistance
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5 .4 .3  G a te  M a sk in g
The effect whereby the depletion region of the gate line masks the dielectric path  inter- 
electrode capacitances is introduced to the model in this section. As discussed in chap­
ter 2, only the air-path capacitances are required, these are calculated from the air-filled 
capacitance m atrix and thus this effect is introduced without the need to recalculate the 
inter-electrode capacitances. The results for the three devices were simulated including gate 
masking and are shown in figures 5.36- 5.41.
Comparing the source - drain S-parameters of the three devices with and without gate 
masking, it is seen tha t generally only small differences occur. In the case of FETs 1 and 2 
the mid bias forward coupling shows the largest change, with a reduction in the Q of the 
resonance. The pinched-off forward coupling shows no change. In FET 3 the resonant 
frequency of the mid bias forward coupling is shifted up in frequency and the pinched-off 
response is reduced by 2-3dB.
However, the major effects are observed on the gate S-parameters, this is as expected since 
it is the gate inter-electrode capacitances tha t are altered by the gate masking effect. For 
all three devices the fit is dramatically improved, especially in the through transmission 
and forward coupling. The resonances in the through transmission without gate masking 
are moved up in frequency in the mid bias and pinched-off states, this is similar to the 
trend observed in the model optimizations shown previous sections where reductions in the 
depletion capacitance increased the through transmission resonant frequency.
These measurements show tha t the gate masking effect is a substantial effect and must be 
included in any quasi-TEM model of a wide FET structure.
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Figure 5.36: Source - drain S-parameters for FET 1 with added ohmic resistance and gate 
masking
e
v  Vg=-2.5V  M e asu red  
o  Vg=-1.59V
•  V g= 0.0V
 V g=-2.5V  M o d e led
  V g— 1.59V









R e q u erc y (G H z)
Figure 5.37: Gate S-parameters for FET 1 with added ohmic resistance and gate masking
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Figure 5.39: Gate S-parameters for FET 2 with added ohmic resistance and gate masking
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Figure 5.41: Gate S-parameters for FET 3 with added ohmic resistance and gate masking
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5 .4 .4  F in ite  T h ick n ess  F E T  E le c tr o d e s
As an attem pt to investigate the effect of the inter-electrode capacitances on the final S- 
parameters of the structure, the capacitance values were varied manually. It was found that 
increasing drain - source inter-electrode capacitance resulted in higher forward coupling at 
pinch-off in the FET 3 case, improving the fit of the model, and in the case of the FET 2 
device, resulted in a decrease in the forward coupling at pinch-off, also an improvement in 
the fit of the model. Thus it seemed tha t the estimate of the source - drain capacitance was 
too low and reasons for this were sought.
One of the assumptions made for the calculation of the inter-electrode capacitances was that 
the electrodes were infinitely thin, in chapter 2 it is seen th a t this is not the case. The finite 
thickness of the source and drain electrodes would produce a larger drain - source capacitance 
and thus could improve the fit of the model.
Using the resistive network analogue technique extended to  finite thickness lines, the inter­
electrode capacitances were calculated for the FET structures with source and drain lines of 
thickness 3/mi and zero thickness for the gate line. However, as discussed in chapter 2, these 
results required the use of substantially less nodes across the FET electrodes, it was felt this 
may well reduce the accuracy of the calculated capacitances. This seemed to be the case 
since for thick lines, it was found tha t the drain - source capacitance, for certain structures 
was in fact less than the zero thickness case, which seemed intuitively incorrect. For the 
FET 2 structure, the source - drain capacitances were found to be larger as expected, in the 
dielectric filled and air filled cases increases of 10% and 50%, respectively were found. The 
effect on the device S-parameters is shown overleaf
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Figure 5.42: Comparison of source - drain S-parameters for FET 2 with 3.0/im and zero 
thickness source and drain electrodes
Only the forward coupling shows any substantial differences, the pinched-off response is seen 
to be slightly higher for thick lines, the opposite to the effect required. It seems that the 
increase in the dielectric filled source - drain capacitance is not large enough to reduce the 
forward coupling at pinch-off and in fact the response may well be dominated by the large 
change in the air filled source - drain capacitance, from which the mutual source - drain 
inductance of the structure is calculated. It was felt that finite thickness inter-electrode 
capacitances could not be calculated with the same accuracy as in the zero thickness case 
and moreover the above results suggest that the the effect produced is not large enough to 
improve the fit of modelled to measured data. Thus, other, larger effects were sought that 
might increase the source - drain capacitance.
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5.4.5 F E T  In trin sic  Source - D rain  C apacitance
The basic model developed in chapter 2 assumed that the intrinsic source - drain capacitance 
of the FET was adequately modelled by the dielectric path source - drain inter-electrode 
capacitance. However, the presence of the highly doped ohmic contact regions beneath the 
source and drain lines effectively extends the source and drain contacts and brings them into 
close proximity [38]. There is thus an extra capacitance associated with the ohmic contact 
regions. This seemed like the effect that was required to improve the fit of the wide FET 
model since this would only increase the source - drain inter-electrode capacitance and not 
affect any of the other inter-electrode capacitances or inductances. This extra capacitance, 
termed Cds was added to the model in parallel with the channel resistance, R^s as shown 
below
S O U R C E  C A T E  D R A I N
Figure 5.43: FET model with added ohmic contact resistance and Cds component
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The results for the three devices were resimulated, the value for Cds was obtained by fitting 
modelled to measured data, the final parameter values are shown in table 5.4
FET 1 FET 2 FET 3
Source/Drain length (/xm) 38 22 94
Source/Drain spacing (/xm) 2.3 2.3 2.3
Gate length (//m) 1.0 0.5 1.0
Device width (/mi) 1500 2000 1360
CdCp(l) (pF/m ) 600 600 600
Cdep(2) (pF/m ) 295 200 194
Q eP(3) (pF/m ) 147 167 167
Rtfo(l) (mft.m) 3.9 5.9 3.4
Rds{2) (ft.m) .24 .32 .22
Rd5(3) (ft.m) 90 120 82
Cds (pF/m ) 50 80 80
Rdep (mft.m) 2.1 2.1 2.1
Rn+ (mft.m) 2.1 2.1 2.1
R5 (ft/m ) 103.7K 162.5K 161.7K
RS)C/ (ft/m ) 733 800 225
Lc (nH) 0.3 0.3 0.3
Table 5.4: Final model element values for FET 1, FET 2 and FET 3 including Cds
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Tlie measured and modelled results are shown in figures 5.44- 5.49. In all cases the fit 
of the source - drain S-parameters is improved. The gate S-parameters are unaffected as 
expected since Cds does not affect the gate associated Y-parameters calculations as discussed 
in chapter 2.
The forward coupling is the most affected by the introduction of Cds, as anticipated the 
forward coupling of FET 3 at pinch-off is increased and is decreased for FET 2. For the 
mid bias state the opposite occurs and the Q of the FET 2 resonance is increased and 
decreased for FET 3, this maintains a reasonable fit for FET 2 and dramatically improves 
the fit for FET 3. FET 1 also shows improved fit, the forward coupling at pinch-off has 
decreased and the Q of the mid bias resonance slightly decreased.
The backward coupling is also affected by the addition of Cds, for all three devices, the level 
is increased by 2dB-3dB in the low frequency region, <12GHz. This agrees with simple 
two line theory, in tha t the addition of Cds will increase the odd mode capacitance of the 
structure and thus reduce the odd mode impedance and remembering the expression for 
backward coupling, Kc [37], shown below
k .  = t5-1)£*oe i” ^oo
Where Zoe and Z00 are the even and odd mode impedances respectively. It is seen tha t a 
decrease in the odd mode impedance will increase the backward coupling as observed in the 
modelled results.
The optimized values for Cds are seen to be the same for FETs 2 and 3 at 80 pF /m  and lower 
for FET 1 at 50 pF /m . This reflects tha t FET 1 was fabricated using the GMMT F14 process 
whereas FETs 2 and 3 used the F20 process with a shorter gate length, leading to increased 
Cds since the ohmic regions would be in closer proximity. In fact it is found [81] th a t the F20 
process has ohmic contact regions tha t are closer to the gate line than the F14 process in order 
to reduce the bulk active layer resistances, this would further increase the Cds component.
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Thus it is seen tha t the addition of an extra source - drain capacitance component associated 
with the proximity of the ohmic contact regions improves the fit of all three wide FET 
structures. The level of Cds is higher for the F20 designed devices and this reflects the fact 
tha t for the F20 process the gate length is shorter and the ohmic contact regions extend 
closer to the gate line. The model can now be used to  predict the performance of these 
devices with reduced inductive connections which would reflect the level of parasitics present 
if the device was fully integrated on-chip, the next section will present these results.
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Figure 5.44: Source - drain S-parameters for FET 1 with added ohmic resistance, gate 
masking and added Cds
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Figure 5.45: Gate S-parameters for FET 1 with added ohmic resistance, gate masking and
added Cds
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Figure 5.46: Source - drain S-parameters for FET 2 with added ohmic resistance, gate 
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Figure 5.47: Gate S-parameters for FET 2 with added ohmic resistance, gate masking and
added
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Figure 5.48: Source - drain S-parameters for FET 3 with added ohmic resistance, gate 
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Figure 5.49: Gate S-parameters for FET 3 with added ohmic resistance, gate masking and
added
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5.4.6 In trin sic  Device Perform ance
Having obtained a model which fits the measured data reasonably well for three different 
wide FET structures, the effect of the inductive connections to the device can be reduced 
to levels that could be achieved if the device was integrated on-chip within a system or if 
high quality on-chip 5012 loads were used to terminate one of the four ports of the device 
allowing the intrinsic directivity to be measured. The level of connection inductance was 
reduced to 0.05nH and the devices were resimulated, only source - drain S-parameters are 
discussed here, since only these are required to investigate the performance of the device as 
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Figure 5.50: Source - drain S-parameters for FET 1 with connection inductances, Lc=0.05nH
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Figure 5.51: Source - drain S-parameters for FET 2 with connection inductances, Lc=0.05nH
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Figure 5.52: Source - drain S-parameters for FET 3 with connection inductances, Lc=0.05nH
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In all three cases the forward coupling has reduced as expected, leading to improved direc­
tivity. The backward coupling and through transmission are relatively unaffected and the 
reflection coefficient is reduced at high frequency. Of the three devices FET 1 exhibits the 
best directivity performance, for comparison with earlier measured data the directivity and 
coupling were calculated and are shown below at three simulated bias points.
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Figure 5.53: Backward coupling (lines) and directivity (marks) at three simulated bias points 
for FET 1 with Lc=0.05nH
These results show very good directional coupler performance, at V3=- 1.59V the directivity 
is better than 20dB from 5.5GHz to 10.9GHz with a nominal coupling value of -7.9dB at a 
flatness of ±1.75dB and the directivity is greater than 30dB over a narrower band, 6.9GHz 
to 8.3GHz. The results also show the large amount of tunability that can be obtained with 
these devices, the maximum directivity point can be tuned from 5.0GHz to 9.0GHz. The 
reflection coefficient and through transmission across this band are shown overleaf
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Figure 5.54: Reflection coefficient (marks) and through transmission (lines) at three simu­
lated bias points for FET 1 with Lc=0.05nH
The reflection coefficient is reasonable across the band, the through transmission is lower than 
would be desired in practical applications, it is hoped that using the model developed this 
could be reduced to more realistic levels, possible solutions to the low through transmission 
problem are discussed in the chapter 6 : Further Wide FET Applications.
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5 .4 .7  C o n c lu s io n s
In this section the basic model has been enhanced by the addition of gate masking and 
extra source - drain capacitance, the model has been fitted to  measured data  for three 
different wide FET structures and a reasonably good level of fit has been obtained for both 
source - drain S-parameters and gate S-parameters. The performance of the devices with 
reduced connection parasitics has been simulated using the model and as expected improved 
performance was predicted. The best performance was obtained for the FET 1 device and the 
directivity of the device has been shown to be very good across a wide band, but moreover, 
the directivity can be tuned across a large bandwidth, allowing for example more accurate 
return loss measurements to  be performed at a particular frequency of interest.
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5.5 Sum m ary
In this chapter two wide FET devices have been shown in a novel configuration, as six-ports, 
where the source gate and drain lines are considered as three coupled microstrip transmission 
lines. It has been found that the forward coupling, and hence the directivity between the 
source and drain lines can be controlled by the d.c. bias applied to the gate line.
The two devices, with different electrode geometries have been fully characterized both at 
d.c. and microwave frequencies from 0.1GHz to 20GHz. The measured data  has been used 
to validate the model developed in chapter 2, and is compared with the results from chapter 
4 for the FET 1 device. The final, improved model gives good agreement between measured 
and modelled data for all three devices, at three different gate bias levels and for frequencies 
from 0.1GHz to 20GHz.
The model was then used to predict the performance of the devices with much reduced 
parasitics, which would be more representative of those present if the device was integrated 
on-chip within a system or if on-chip terminations were implemented to reduce internal re­
flections which tend to degrade the performance of directional couplers. The simulations 
showed tha t much improved performance could be obtained, as expected. The model pre­
dicted greater than 20dB directivity across a bandwidth of 5.7GHz, centred at 6.3GHz. In 
addition the frequency of optimum directivity can be tuned across a 4.0GHz band from 
5.0GHz to 9.0GHz. The model can now be used to design directional couplers with optimum 
performance across a particular band and investigate whether changes in the physical struc­
ture beneath the FET electrodes, in terms of geometry and doping levels could improve the 
performance of these devices.
Such devices could have many applications including variable directivity couplers, variable 
power dividers or combiners and variable phase shifters. Phase shifting applications are 
investigated in the next chapter. The great advantage of these devices is tha t they bring 
on-chip tunability to normally passive structures, giving enormous flexibility to the MMIC
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designer w ho  is o fte n  re s tr ic te d  by  th e  need  fo r “firs t-p ass” success. T h ese  devices show  th e  
p o te n tia l  fo r in n o v a tio n  th a t  th e  M M IC  design  process offers, in s te a d  o f m ere ly  tra n sfe rrin g  
s ta n d a rd  h y b rid  m icrow ave techno logy  to  m ono lith ic  fo rm , tra d it io n a l m icrow ave techn iques 
can  b e  com bined  w ith  sem ico n d u c to r techno logy  to  offer com ple te ly  new  ty p e s  o f devices.
C hapter 6
Further W ide FET A pplications
6.1 Introduction
In chapters 4 and 5 a wide FET structure has been shown to have useful properties as a 
voltage controlled directional coupler. In this chapter other configurations are investigated 
tha t use the wide FET as a basic element.
Firstly, variable phase shifters are investigated, where source and drain lines are shorted 
together to  form a coupled meandered section of line. This forms one part of a differential 
Schiffman phase shifter [106], where broadband fixed phase shifts are obtained. By using the 
on-chip tunability of the wide FET, useful variable phase shifter performance is obtained.
Secondly, two wide FETs are connected in a tandem [107] arrangement such tha t much 
higher backward coupling levels are obtained. For certain configurations it is found that 
the backward coupling is in fact higher than the through transmission, thus enabling the 
backward coupled port to be used as the through transm itted port. In this configuration 
higher effective through transmission is obtained than for a single wide FET. Thus improving 
the one coupler param eter tha t did not exhibit good performance in the single wide FET 
case. The voltage variable characteristics are however, somewhat different.
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These two examples illustrate the large number of applications th a t a tunable coupled line 
structure such as the wide FET could have. This chapter will present measured and modelled 
results using the model developed in chapters 2, 4 and 5.
6.2 A  Variable Phase Shifter U sing a W ide FET Structure
6 .2 .1  In tr o d u c tio n
The use of meandered line sections to introduce extra phase length is well known. If the 
meandered sections are brought into close proximity a coupled line section is formed and the 
phase shift of this element is no longer linear with frequency [106]. Schiffman [106] presented 
measured and modelled results for a differential fixed 90° phase shifter, constructed from a 
coupled line section shorted at one end and a non-coupled meandered section. The differential 
phase shift is obtained by splitting the input power, half to a linear phase shift element and 
half to the non-linear Schiffman element, this results in a constant differential phase shift 
over a broad band tha t can be designed at any phase shift level. The use of this type of phase 
shifter has continued [108, 109] and remains an efficient method for producing broadband 
constant phase shift.
In this work the model developed for a wide FET was used to investigate Schiffman sec­
tion configurations, reasonably large phase shifts were predicted. A number of wide FET 
structures were then configured as Schiffman sections, measured data  will be presented here. 
Finally, the phase shift of a wide FET Schiffman section was compared to tha t of an ideal 
transmission line and relatively constant differential phase shift was obtained across a wide 
band.
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6.2.2 M odelled  R esu lts
Using the multiport connection method [79] the source and drain lines of the wide FET 
model of FET 1 were shorted together, this results in a two-port circuit, the gate line was 
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Figure 6.1: Modelled results for FET 1 configured as a Schiffman phase shifter
The results show the modelled through transmission, S21 , the reflection coefficient, the 
through phase shift and the through phase shift normalized to the zero bias state. The 
model used here does not include gate masking or extra Cds effects and detailed fitting of 
measured to modelled data has not been carried out, this could be the subject of future 
work. The wide FET has two states of operation : (i) at low bias levels the channel resis­
tance is low and the phase shift through this resistive path is consequently low, (ii) at high 
channel resistance the device acts as two coupled lines and a large phase shift is produced. 
As the device passes between these states a resonance region is passed through, this limits 
the usable phase shift bandwidth. This resonant behaviour is observed in passive coupled 
lines and it appears to be related to the length of the coupled region as will become apparent
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from subsequent measurements.
These results show tha t large variations in phase are achievable in this configuration and 
the non-linear nature of the phase variation could be used to obtained constant differential 
phase shift. A number of wide FETs were mounted in this configuration and measurements 
performed, these are detailed in the next section.
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6.2.3 M easured  R esults
Having predicted phase shifter operation using the wide FET model a number of devices 
were measured. The wide FETs were mounted in the same test fixture as for directional 





Figure 6.2: Detail of wide FET test fixture for phase shifting applications
Figure 6.2 shows the tape bond from source to drain line and the input and output microstrip 
lines. The gate line is terminated with 56pF capacitors and coaxial 50f2 loads. The measured 
results for this configuration are shown in figure 6.3
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Figure 6.3: Measured results for FET 1 Schiffman phase shifter
These results show similar trends to those predicted by the model. The resonant frequency 
is different, as is the frequency of phase change from -180° to +180°, it is felt that by using 
the final improved model this performance could be predicted well. The magnitude of phase 
change is large, at 15GHz a continuously variable phase shift between 0° and 90° is obtained 
at through transmissions better than -13dB.
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In order to investigate the resonance effect a passive line Schiffman section was fabricated 
and measured. Two 5012 coupled lines, width=0.59mm, cr =10.5, height=0.635mm, spac- 













Figure 6.4: Measured results for passive microstrip Schiffman phase shifter
These results show clearly the non-linear phase shift in the low frequency region used to 
obtain the fixed differential phase shift. At higher frequency resonant behaviour is observed, 
similar to that found in the wide FET.
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Figure 6.5: Measured results for FET 2 Schiffman phase shifter
Again good variable phase shift performance is observed either side of the resonance. At 
4GHz a phase shift of 60° is obtained with through transmission better than -7dB and at 
10GHz 60° phase shift occurs with through transmission better than -12dB. The resonance 
is observed to be much lower in frequency than for FET 1 supporting the fact that it is 
related to coupled region length.
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FET 3 was then measured as a phase shifter the results are shown in figure 6.6
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Figure 6.6: Measured results for FET 3 Schiffman phase shifter
As expected the resonance has shifted up in frequency to 14GHz. The phase shifter perfor­
mance is slightly less good than that for FETs 1 and 2 with 50° phase shift at 10 GHz.
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To investigate the performance of the wide FET as a differential phase shifter the adjustable 
electrical delay facility available on the HP8510B VNA was used. In a differential phase 
shifter half of the incident power would be passed through a linear phase shift and half 
through the wide FET, the difference between the phase of the two signal paths being fixed 
over a band of frequencies. To simulate this, linear phase shift equivalent to that in an 
ideal 500 transmission line is added to the phase response of the wide FET. The total phase 
response is then equivalent to the difference between the wide FET phase response and that 
of a 500 transmission line of a certain length. The results for FET 2 are shown below
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Figure 6.7: Measured results for FET 2 Schiffman phase shifter relative to length of trans­
mission line
The zero bias phase response shows the linear phase added to the wide FET response. It 
is seen that a relatively constant phase shift is obtained in the high frequency region at 
reasonable through transmission levels.
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6 .2 .4  C o n c lu s io n s
A wide FET has been configured as a two-port phase shifter and modelled and measured 
results have been shown. The model predicted large phase shifts at reasonable through 
transmission levels and measured results showed this to be the case. Three different wide 
FETs were measured and showed similar performance, a resonance in the magnitude of the 
through transmission appears to be related to the coupled length of the structure. This 
resonant behaviour is also observed in passive lines. Finally the wide FET was measured 
in a simulated differential phase shifter mode and showed wideband, reasonably constant 
phase shift performance. This section has shown the potential for use of wide FETs in phase 
shifting applications.
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6.3 T andem  C on n ection  o f  T w o W id e F E T s
6.3.1 In tro d u c tio n
It is well known that two directional couplers can be connected together in such a way as 
to produce a directional coupler with higher backward coupling [107]. Using this technique 
very high backward coupling levels can be obtained ~-3dB, remembering that the wide 
FET directional coupler had low through transmission, then if the backward coupled port is 
configured as the through transmitted port, improved coupler performance could be possible.
6.3.2 M odelled R esu lts
This application was initially investigated using the wide FET model at a stage where gate 
masking and extra Cds had not been added. The modelled results for two FET 1 devices 
connected in tandem with open circuit gate lines are shown below
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Figure 6.8: Modelled results for FET 1 tandem coupler
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The through transmission is seen to be very high around 12GHz, however, the coupler is in 
fact a forward, rather than backward coupler at these frequencies. At 8GHz the through 
transmission is reasonable and at pinch-off backward coupling is observed but with low 
directivity.
6.3.3 M easured  R esu lts
The modelled results suggested that this method could increase the through transmission to 
more realistic levels, thus two FETs were connected in tandem with open circuit gates, the 
devices were configured as shown below
2
Port 4
Figure 6.9: Measured results for FET 1 tandem coupler
The figure shows that the tandem connection is not straightforward and requires long tape 
bonds. This configuration was measured, the results are shown in figure 6.10
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Figure 6.10: Measured results
The general trends observed agree with those of the model. The through transmission is 
high around 10GHz, however, the coupler does not exhibit substantial directivity. Around 
6GHz reasonable coupler performance is obtained, however, the coupler does not have the 
same amount of tunability as observed in the single FET results.
These results, while not being an improvement on the single FET results, were encouraging, 
in that the level of the through transmission could be increased. Thus it was felt that by 
integrating the two FETs together, on-chip, the reduction in parasitic inductances could 
improve the performance.
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An integrated design was therefore produced, the basic device was the FET 3 device, the 
initial FET 3 device had not been fabricated at this point and its poorer performance had 
not been measured. The layout for the integrated tandem coupler is shown below
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Figure 6.11: Integrated tandem coupler
The chip measures 3.8mm x 2.3mm. The layout is complicated by the fact the the tandem 
design was made compatible with Schiffman phase shifter design, hence the long transmission 
line which would be used for shorting two ports of the coupler. The chip also contains optional 
gate terminations and optional port terminations. All the functions on this chip have not 
been characterized and could be the subject of future work. The measured results are shown 
overleaf.
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Figure 6.12: Measured results for integrated FET 3 tandem coupler
The results show similar trends to the non-integrated version but with much reduced forward 
coupling. The through transmission is reasonable from 5GHz to 12GHz with better than 
-5dB and across this band the backward coupling varies from -4dB to -7dB. The forward 
coupling has a large resonance which is tunable in the 6GHz to 8GHz range. The through 
transmission could be improved by using FET 1 as the basic element since this has higher 
backward coupling, this would result in higher through transmission for the tandem design. 
For comparison with the single FET results the directivity and backward coupling are plotted 
across the optimum performance bandwidth, shown in figure 6.13
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Figure 6.13: Measured results for integrated FET 3 showing directivity (marks) and back­
ward coupling (lines)
The results show the very high directivities obtained from this design. These measurements 
were performed with open circuit gate lines, the use of 50fl terminated gate lines could 
further improve this performance. This device could therefore be used to perform accurate 
return loss measurements on-chip. The tunability of the device extends the band over which 
these measurements could be made to ~2GHz. The through transmission and reflection 
coefficient are shown in figure 6.14
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Figure 6.14: Measured results for integrated FET 3 showing reflection coefficient (marks) 
and through transmission (lines)
The through transmission is reasonable but still less than that achievable with a purely 
passive design, however, by using basic FETs with higher coupling this could be improved. 
The reflection coefficient is also found to be reasonable, better than -lld B  across the band.
6.3.4 Conclusions
It has been shown how two wide FETs can be connected in tandem to produce a directional 
coupler with reasonable through transmission and high, tunable directivities. By using FETs 
with higher backward coupling this performance could be improved upon.
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6.4 Sum m ary
In this chapter two examples of applications of tunable coupled line structures have been 
investigated. In both cases, initial investigation was carried out using the model tha t has 
been developed in this work. The multiport connection method [79] was used to connect 
the basic wide FET model into the new configurations, thus no commercial simulator was 
required.
The first application was tha t of a Schiffman phase shifter. All three wide FET structures 
were configured as phase shifters and for FET 2 continuously variable phase shift from 0° 
to 90° at 15GHz was obtained. When used as a differential phase shifter relatively constant 
phase shift across a wide band was obtained.
Secondly two wide FETs were connected in tandem [107] to produce high backward coupling 
which could be used as a through path. Using two wide FETs high backward coupling was 
obtained, however, the coupler performance across this band was not good. An integrated 
design was fabricated with two wide FETs and reasonable through transmission was obtained 
with very high, tunable directivities.
These applications show the potential of wide FETs used as tunable coupled line structures. 
Wherever passive coupled lines are used, the wide FET could be used to introduce flexibility 
and on-chip tunability. A number of other applications will be discussed in the final chapter.
C hapter 7
A Planar Schottky Barrier D iode
7.1 Introduction
Schottky barrier diodes are formed when a metal is brought into contact with a semiconductor 
with an appropriate work function [110]. These type of contacts were were first implemented 
more than one hundred years ago using the whisker diode configuration [110] where a very 
fine wire of metal is brought into contact with a semiconductor. This type of diode, whilst 
very popular, was very unreliable and it was not until the 1950s [110] when thin films could be 
evaporated onto semiconductor surfaces that reliable diodes could be formed. P-N junction 
diodes became available around this time but due to the fact tha t minority carriers take a 
finite time to diffuse when the diode is switched they have much higher capacitance than 
the Schottky diode which is a majority carrier device [104]. Thus at microwave frequencies 
where low capacitance is of the utm ost importance the Schottky barrier diode became the 
standard diode.
Schottky barrier diodes have many applications, including mixer diodes and detector diodes, 
at present they are widely available as discrete devices on GaAs but are not yet readily 
available in MMIC form from all foundries [24]. If diodes are required they are usually 
formed from standard FET structures by shorting drain to source [111]. These diodes,
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however, are large structures, typically for a 4x75/zm FET the area is 22500/xm2, neglecting 
bond pads. These diodes are sufficient for varactor applications, where large capacitance 
variations are required, however, for low capacitance applications their performance would 
be poor.
This chapter discusses two Schottky barrier diodes manufactured using a standard foundry 
process, through the GMMT foundry, towcester, UK. The diodes have a very simple con­
struction resulting in much reduced device areas. The first diode has a junction width of 
115/im, this was chosen to give capacitances large enough for varactor diode applications to 
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Figure 7.1: A monolithic Schottky barrier diode
The diode is formed by overlapping a small area of metal 2 (M2) onto the ion-implanted 
n-mesa to form a Schottky contact, an ohmic contact is formed on the opposite edge of the 
mesa using M l. These contacts are then connected to M3 bond pads. The second diode 
is similar in construction to that in figure 7.1, however, the junction width is reduced to 
19/im, giving a much smaller depletion capacitance, resulting in improved performance in 
such applications as microwave detection. These diodes result in a reduction in device area 
of 56:1 and 45:1 for the narrow and wide devices respectively when compared with a 4x75)tmi 
FET used as a diode.
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In this chapter these diodes are characterized at both d.c. and microwave frequencies. The 
standard diode model has been used to model the devices and good agreement between mea­
sured and modelled results has been obtained. The diodes are then configured as microwave 
detectors and their performance is compared up to 20GHz. Finally, the diodes are used as 
varactors in a phase shifter application and good performance is obtained.
7.2 D .C . C h aracteriza tion
The GaAs chips were mounted in microstrip test fixtures similar to those used in chapter 4, 
but consisting of only two microstrip lines on 0.635mm thick, €r =10.5 RT-Duroid™ . The 
d.c. I-V characteristics were measured and using a technique outlined in [112] and discussed 
below, where log(I) is plotted against voltage a number of important diode parameters can 
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Figure 7.2: Log current vs voltage for wide and narrow Schottky diodes
The figure shows results for three wide diodes and one narrow diode. All the devices show 
the same form : a central linear section and non-linear regions at high and low current levels. 
It can be shown [112] that the intercept of the gradient of the central section with the current 
axis gives the log of the reverse saturation current. From this the barrier height from metal 
to semiconductor can be calculated. The central section is the diodes square-law region and
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is therefore linear when plotted logarithmically. From the change in voltage over one decade 
of current the ideality factor of the diode can be determined. At high current levels the 
junction resistance of the diode becomes very small and the series resistance of the diode 
starts to  dominate, thus plotted logarithmically this will be non-linear. The series resistance 
is calculated from the magnitude of the deviation from linear at a particular current level. It 
is noted in figure 7.2 tha t the narrow diode will have a very different intercept on the current 
axis, this is because the area of the diode is much smaller and therefore the magnitude of 
the reverse saturation current will be smaller. In calculating the barrier height, it is current 
density rather than current which is used and thus similar results will be obtained as will be 
shown below. The parameters discussed above have been calculated for the four diodes and 
are shown in table 7.1
Device Type Wide Narrow
Device Number 1 2 4 1
Series Resistance, ra(0 ) 11.1 17.4 9.2 33.4
Barrier Height, $6(V) .386 .421 .377 .438
Ideality Factor, n 1.383 1.47 1.29 1.55
Table 7.1: D.C. parameters of wide and narrow Schottky barrier diodes
The figures for are somewhat different from the barrier heights quoted in the literature, 
Sze [104] quotes $bAu-GaAs=^ ‘9V. However, Rhoderick [110] states tha t the phenomenon of 
surface states, which exist at the surface of a semiconductor due to incomplete inter-atomic 
bonds, can have the effect of reducing the barrier height and can also make the barrier height 
independent of metal work function. At the time of writing no data on barrier height was 
available from GMMT and it may be that surface states are causing this reduction in barrier 
height. The ideality factors are much higher than the 1.04 given in [104], however these 
figures are for vertical, not planar devices. In [113] an ideality factor of 1.5 was reported 
for a planar structure. The series resistance agrees well with those values reported in the 
literature and the narrow diode has a higher series resistance as might be expected. However, 
the ratio of series resistance for the two devices should, in the ideal case, be in ratio of their 
junction widths, however, this is not the case. The repeatability of the d.c. parameters
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is seen to  be low, especially for the series resistance, this is most likely caused by process 
variation and might explain the discrepancy in the series resistances. More devices need to 
be measured to  obtain a better estimate of all the d.c. parameters. Thus the four devices 
have been characterized at d.c. and the im portant d.c. parameters have been calculated.
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7.3 M icrow ave C haracterization
The diodes were mounted in microwave test fixtures described above and the S-parameters 
were measured at various bias levels. A simple model for the diode was fitted to this data to 
determine the level of junction capacitance of the diodes. The model consisted of a parallel 
R-C representing the diode junction resistance and capacitance, a series resistance and input 
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Figure 7.3: Measured and modelled S-parameters for wide Schottky barrier diode
The model values used were : series resistance, 15H, connection inductance, 0.3nH, junction 
resistance, 10KO and junction capacitances of 0.18pF, 0.12pF and 0.06pF at 0.0V, -1.0V 
and -5.0V, respectively. The results show that the diode is reasonably well modelled by 
this simple model. Ideally the diode should appear as an open circuit, however, the large 
junction capacitance is shorting out the junction at higher frequencies increasing the through 
transmission and decreasing the reflection coefficient.
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Figure 7.4: Measured and modelled S-parameters for narrow Schottky barrier diode
The model values used were : series resistance, 33fi, connection inductance, 0.3nH, junction 
resistance, 10K11 and junction capacitances of 0.04pF, 0.025pF and 0.015pF at 0.0V, -1.0V 
and -3.0V, respectively. Again reasonable agreement is shown. The level of the through 
transmission is much lower reflecting the much lower junction capacitance of the narrow 
diode.
Thus two Schottky barrier diodes have been measured and modelled from 0.1GHz to 20GHz 
and good estimates of junction capacitance have been made. The narrow diode has been 
found to have very low levels of junction capacitance, making this diode useful in such 
applications as microwave detectors, this application will be discussed in the next section.
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7.4 Schottky Barrier M icrowave D etectors
Schottky barrier diodes have been used as detectors since the beginning of this century [110]. 
Once a rectifying contact is formed the principle behind detection is straightforward. If a 
time varying signal is incident upon the diode, the transm itted signal is rectified and thus 
possesses a d.c. level. If the diode is operated in its square-law region the d.c. diode current 
is proportional to the incident power. This is a very useful feature of diode detectors, but 
normally limits their use to  low power applications, where the diode can operate in square- 
law.
The two diodes were configured as detectors and their sensitivities, in millivolts of d.c voltage 
per milliwatt of microwave power, were measured from 0.1GHz to 20GHz at two different 
power levels, -5dBm and -15dBm. The input power levels were measured at each frequency 
into a matched load. The diodes were forward biased to  80/xA, this gave the optimum 
sensitivity.
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Figure 7.5: Microwave sensitivity : (a) Wide diode (b) Narrow diode
At low frequency ~ lG H z both diodes have similar sensitivities, as the frequency increases, 
the wide diode sensitivity drops dramatically due to the large junction capacitance. It is 
seen at low frequency that the diodes are more sensitive to low powers, where the diodes 
are in their square-law region. The narrow diode exhibits good sensitivity across a very 
broadband, the average sensitivity is ~600mV/mW , this compares well with manufacturers 
data, for example Hewlett Packard quote 400mV/mW for a matched 0.01GHz - 12GHz 
detector [114]. The detector in this work is unmatched, however, the sensitivity is such that 
broadband matching, such as 500 in parallel with the diode could be used and reasonable 
sensitivity maintained.
Thus two Schottky barrier diodes with different junction widths have been configured as 
detectors and their characteristics measured. The narrow diode exhibits good sensitivity 
across a broadband from 0.1 GHz to 18GHz. This shows one of the many applications for 
low junction capacitance diodes that cannot be implemented on MMIC by using standard 
foundry components such as an FET with source and drain shorted together. In the next 
section these monolithic diodes will be configured as varactors and shown to have good 
performance.
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7.5 Varactor D iode Controlled Phase Shifters
Varactor diodes are widely used in phase shifting applications [111, 115]. Continuously vari­
able phase shifters are required in many applications especially phased array radar systems 
where the phase shift of many feed lines needs to be controlled accurately [9]. Continu­
ously variable diode phase shifters are generally of two types (i) reflection [111], (ii) loaded- 
line [115].
A reflection-type phase shifter generally uses a 3dB hybrid coupler and two varactor diodes 
connected to the backward coupled and transmitted ports of the coupler. Assuming an ideal 
coupler and lossless diodes, power incident on the coupler will split equally between the two 
varactors and will be reflected back to both the input and the output of the coupler. This 
will produce two signal components at both input and output and because of the phase shifts 
introduced by the coupler the signals at the input will cancel and those at the output will 
add in-phase. Thus all power incident on the coupler will pass to the output with a phase 
shift determined by the reactance of the varactors. These type of phase shifters give very 
broadband performance, but require the design of a broadband hybrid 3dB coupler.
In this section a loaded-line phase shifter is designed using the Schottky diodes characterized 
in the previous sections. This type of phase shifter is simpler to implement, but gives 
narrower band performance compared to the reflection-type. The loaded-line phase shifter 
uses the fact that a small reactance placed in parallel with a transmission line will produce a 
phase shift in the transmitted signal dependent upon the level of the reactance. Thus if the 
level of the reactance can be tuned electronically, a variable phase shifter can be implemented. 
K a single reactive element is used the reflected signal can limit the performance of the phase 
shifter [9]. However, if two reactive elements are placed one quarter wavelength apart then the 
reflected signals will destructively interfere at the input producing a well matched device. 
This will only be true for a narrow band of frequencies, however, as will be shown here, 
reasonable performance is obtainable using this technique.
7.5 V arac to r D iode C ontro lled  P h ase  Shifters 253
A loaded-line variable phase shifter was implemented using the GMMT F20 process. A 
length of 50fl transmission line was defined with three different diodes placed at either end 
of the line, allowing for each to be bonded in place to evaluate their performance separately. 
The layout for the circuit is shown below
Figure 7.6: MMIC loaded-line phase shifter
The chip dimensions are 2.7mm x 1.6mm. The line length between diode connection pads 
is 330//m, this has a quarter wavelength frequency of 8GHz thus well matched performance 
should be obtained around this frequency. There are three different diodes available on-chip, 
a standard wide diode, a narrow diode, and a wide diode formed from five narrow diodes 
connected in parallel. It was felt that the combination of five narrow diodes may give lower 
series resistance than the wide diode since from d.c. measurements the wide diode had only 
half the series resistance of the narrow diode but was approximately fives times as wide.
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The MMIC chips were mounted in microwave test fixtures and measured from 0.1 GHz to 
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Figure 7.7: Measured results for MMIC loaded-line phase shifter
The results show through transmission, S21 , reflection coefficient, S n , through phase shift 
normalized to the zero bias sate. It is seen in the zero bias state the through transmission is at 
its lowest since the junction capacitance is at its highest value. As the negative bias increases, 
the through transmission increases as the junction capacitance decreases. The relative phase 
shift is seen to become more positive as the negative phase shift of the capacitance is removed. 
The phase shift is seen to be approximately proportional to frequency over much of the band, 
this implies a constant time delay for the circuit. It is well known that this feature is required 
for broadband phased array operation [116], [117] . The reflection coefficient is reasonable 
around the design frequency of 8GHz, being better than -14dB and the through transmission 
is better than -3.1dB for all bias states. The through transmission levels are similar to those 
reported by Lucyszyn [111] where standard foundry FETs were employed as varactors in a 
reflection-type phase shifter and by Wilson et al [116].
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Figure 7.8: Phase shift linearity with tuning voltage
It is seen th a t from 0.5V to 2.0V approximately linear tuning is obtained, this would be 
advantageous in many applications.
Thus a loaded-line phase shifter has been implemented in monolithic form using standard 
foundry processing. Continuously variable phase shifts of 0° to  43° at 8GHz and 0° to 26° 
at 6GHz have been obtained at through transmission levels better than -3.1dB and -1.6dB 
respectively. The phase shifter exhibits phase shift proportional to frequency, or constant 
time delay, which is advantageous in phased array applications. The diodes employed have 
very simple construction and occupy minimal substrate area. The diode active layer has not 
been optimized for varactor operation, if this was available, lower series resistance and greater 
capacitance variation could be obtained. The performance of the other diodes fabricated on- 
chip could be the subject of future work.
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7.6 Sum m ary
In this chapter two monolithic planar Schottky barrier diodes have been fully characterized 
at d.c. and microwave frequencies from 0.1GHz to 20GHz. The diodes have a very simple 
construction and the device areas are in the order of fifty times smaller than diodes imple­
mented using shorted FETs. The two diodes have different junction widths, one of 115/mi 
for varactor applications and one of 19/mi for detector applications. The diodes have been 
configured as detectors and good broadband performance obtained with average sensitivities 
of 600mV/mW  from 0.1GHz to 18GHz. Five narrow diodes, connected in parallel, were 
then integrated into a monolithic loaded-line phase shifter circuit and good performance was 
obtained. Continuous phase shift from 0° to 43° at 8GHz was obtained, and constant time 
delay performance was obtained up to 8GHz, making the phase shifter useful in phased array 
applications.
This chapter has shown tha t high performance Schottky barrier diodes can be implemented 
using standard foundry processes. They have advantages of smaller size and simpler construc­
tion when compared to shorted FET diodes. If the active layer characteristics were optimized 
for different applications further improvements in performance could be obtained.
C hapter 8
C onclusions and Further W ork
8.1 Sum m ary o f Thesis
The aim of this work was to design novel monolithic microwave devices, within the limitations 
of standard foundry processes. The majority of this work deals with the wide FET structure, 
where a FET is made wide enough such tha t distributed coupling effects are observed between 
the electrodes. The wide FET has been shown in a new type of configuration, as a six-port, 
where the source, gate and drain lines are considered as coupled microstrip lines. It has been 
found tha t the forward coupling between source and drain lines can be controlled by the d.c. 
gate bias. When the channel resistance is high (>10011), the backward coupling remains 
relatively constant with gate bias and the forward coupling is tunable, giving rise to voltage 
controlled directivity.
In chapter 2 a model for the wide FET is developed, it is believed by the author tha t this 
is the first such analysis of a wide FET in the switching configuration, where there is no 
d.c. source - drain current and the source line is ungrounded. The model has been used 
extensively in this work to predict the performance of wide FET structures. In particular the 
model highlighted the increased directivity obtainable with 5012 terminations added to the 
gate line. The introduction of the effect of the gate depletion region on the inter-electrode
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capacitances, termed “gate masking” and extra drain - source capacitance associated with 
the proximity of the drain and source ohmic contact regions, improved the fit of the model 
to measured data. The final model simulates the performance of the three wide FET test 
structures well.
In chapter 3 issues associated with measuring multiport active devices are discussed. The 
test fixture used in all subsequent microwave measurements is described in detail, showing 
how repeatable, low parasitic connections are made to the monolithic devices. When mea­
suring devices with more than two ports on a two-port network analyser, the idle ports are 
terminated in 500. Expressions are derived that are used to estimate the effect of the idle 
terminations on the transmission parameters of multiport devices. The use of on-wafer prob­
ing to measure the performance of multiport MMICs, unaffected by connection parasitics is 
then discussed. In order to apply d.c. bias to active devices, broadband bias circuits are 
required that do not affect the microwave performance of the device. The design of these 
is discussed, in particular broadband choke coils. Finally, an estimate of the parasitics as­
sociated with the microwave test fixtures is obtained for use with the model developed in 
chapter 2.
In chapter 4 a wide FET is configured as voltage controlled directional couplers and is fully 
characterized from from d.c. to 20GHz. The initial test fixture used to measure the first FET 
structure was seen to dominate the device performance, with reduced parasitics, improved 
directional coupler performance is obtained. The model developed in chapter 2 is used to 
investigate the effect of different gate terminations, and it is found that improved directivity 
is obtained with 501) added to the gate line. This is implemented and found to be the case. 
Terminating the gate line in 500 leads to full six-port characterization of the device, which 
in turn leads to the inclusion of gate line resistance in the model. The model is then fitted 
to measured data for FET 1 and a reasonably good fit obtained.
In chapter 5 the second wide FET test structure, with different electrode geometry is char­
acterized and good voltage controlled directional coupler performance obtained. The model
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is fitted to the measured data, the fit is however, less good than for FET 1. The third FET 
structure, the geometry of which was predicted by the basic model as having high directivity, 
is measured and found to have poor performance. This results in further model improve­
ments, with the inclusion of gate masking and extra drain - source capacitance. The final 
model is then fitted to the measured data for all three devices and a good fit is obtained. 
Finally the model is used to predict the performance of the devices with much reduced par­
asitic inductance, very good performance is predicted, with greater than 20dB directivity 
from 5.5GHz to 10.9GHz at a nominal coupling of -7.9dB and a coupling flatness of ±1.75dB. 
Moreover this directivity is tunable and the frequency of maximum directivity can be tuned 
from 5.0GHz to 9.0GHz.
Thus a novel voltage controlled directional coupler is presented tha t combines passive mi­
crowave techniques with the Schottky barrier contact layer available to the MMIC designer 
to obtain a voltage controlled device tha t has tunable directivity. This device could have 
many applications, including in microwave measurement systems where high directivity is 
very desirable. The tunability could increase yields for devices with tight specifications and if 
integrated into a monolithic multifunction circuit, the tunability would allow post-fabrication 
“tweaking” of system performance - a luxury not often available to the MMIC designer.
This tunable coupler could have many other applications, some of which are discussed in 
the further work section. As examples of these, in chapter 6, the wide FET is configured 
as a Schiffman phase shifter, where source and drain lines are shorted together at one end 
to form a coupled, meandered section. Continuously variable phase shift from 0° to  90° is 
obtained at 15GHz. When configured as a simulated differential phase shifter, wideband 
constant phase shift is obtained.
The second application is as a tandem coupler, where two wide FETs are connected such 
tha t the backward coupling is very high and can be used as the through transmission path. 
Reasonable performance was found with two discrete wide FETs tape bonded together, and 
a fully integrated design was carried out which produced reasonable through transmission
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and very high tunable directivity.
Finally chapter 7 investigates another monolithic device, a planar Schottky barrier diode. 
The device is often implemented using an FET with source and drain shorted together and 
is not widely supported as a foundry standard library element. This chapter shows an easy 
to fabricate diode with a very small device area, in the region of fifty times smaller than a 
shorted FET design. Two devices are fabricated, a narrow device for detector applications 
and a wide device for varactor applications. Both devices are characterized at d.c. and 
microwave frequencies and are configured as detectors, the narrow diode shows good per­
formance, comparable with commercially available devices. Five narrow diodes connected 
in parallel are then integrated into a loaded-fine phase shifter and good, continuously vari­
able, constant time delay performance is shown, which is ideally suited to phased array 
applications.
Thus, two novel monolithic devices have been presented, fabricated using standard foundry 
techniques. The concept of the Schottky barrier microstrip fine has been extended to three 
coupled fines and tunable directivity couplers have resulted. A simple, reduced size Schottky 
diode has been shown to perform well in two different applications. This work highlights the 
potential for innovation tha t the monolithic process offers the microwave designer. In the 
coming years it is felt tha t foundries will allow more “custom” designs to be undertaken which 
stray from their standard library of components. Eventually designers may have control over 
fundamental process parameters such as gate length, implantation depth and doping profile. 
This will open up still further horizons for creating completely new devices.
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8.2 Further Work
There are a number of areas in which this work could be extended, these are grouped into 
three areas : modelling, measurements and applications.
8 .2 .1  M o d e llin g
Having obtained a good model for the wide FET, the propagation characteristics of the 
structure could be investigated. The propagation constants, mode impedances and mode 
voltage solutions of the structure could be used to investigated the resonance phenomenon 
observed in the forward coupling between source and drain lines.
The physical basis of the wide FET model could be enhanced whereby the FET model 
parameters are related directly to the geometry and doping of the FET structure. Further 
improvements would be to relate the model parameters directly to the applied gate voltage, 
allowing S-parameters at a given voltage to be calculated.
The calculation of inter-electrode capacitance could be improved by introducing graded mesh 
techniques around the gate line. The effect of source and drain line thickness could also be 
further investigated. Other methods of calculation could be used that take into account 
effects like dispersion and skin effect, allowing the model to be used at higher frequencies.
The model of the test fixture could be improved by including the microstrip connection lines 
and connector transitions. The effect of d.c. blocking capacitors and choke coils could also 
be included. With the inclusion of the microstrip connecting lines, the phase response of 
the S-parameters could be investigated as a further aid to fitting the modelled to measured 
data.
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8 .2 .2  M e a su r e m e n ts
The m ajor requirement is to carry out on-wafer measurements of the wide FET devices, 
initially, simply with a two-port network analyser, then using switching networks such that 
all ports of the device can be ideally terminated. This would allow the intrinsic performance 
of the device to be measured.
The use of on-chip terminations could be investigated. Once a high performance on-chip 
500 load had been designed, the idle ports of the device could be term inated, giving close 
to the intrinsic performance of the device.
Narrower FETs could be fabricated which should have tunable performance at higher fre­
quencies, provided the FET capacitances are not too high. The model could be used to 
investigate this high frequency region, bearing in mind this is only a quasi-TEM model. 
Other device types such as HEMTs could be investigated for use in this high frequency 
region.
Meandered FETs could be fabricated that reduce the device area, making these devices more 
cost effective. Models for these devices could also be developed.
Three or more FETs could be meandered and connected in parallel with a Chebychev or 
maximally flat coupling profile to further improve the directivity of these devices. Each 
section could be independently tunable to obtain maximum performance.
8 .2 .3  A p p lic a tio n s
Other applications for the wide FET structure could be as a variable Wilkinson divider, 
where the source and drain lines are shorted at one end to form a three-port device similar 
to a Wilkinson divider. The tunability provided by the wide FET could produce a useful 
new type of device.
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Further tandem coupler designs with higher backward coupling for the individual FETs 
would produce higher through transmission.
Other configurations for the wide FET could use the non-linearity of the FET model elements 
to  perform mixing operations. The multiport nature of the device could allow for balanced 
to unbalanced transitions, and the inherent directivity of the structure might also be used.
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Modelling and measurement of wide FET structures
M. J. CRYANf, P. R. SHEPHERDf and S. R. PENNOCKf
A wide FET structure is considered as a voltage controlled directional coupler. A 
model for the device has been developed taking into account its distributed nature. 
The variation with bias of the source-drain 5-parameters is presented and the 
model compares very well with measured results up to 20 GHz. The results show 
large variations in forward coupling from source to drain. The model has been 
used to investigate the effects of different gate terminations. Improved performance 
was then predicted and obtained, with 50Q loads. For this case the gate associated 
5-parameters are also presented.
1. Introduction
As GaAs monolithic microwave inegrated circuit (MMIC) technology has 
matured, there has been much interest in non-standard FET structures, where the 
flexibility of the MMIC process has been used to design novel devices. Wide FETs 
have been used as travelling wave FETs, where a growing wave propagates along the 
FET (D’Agostino et al. 1992), and a Schottky contact coplanar line has been used as 
a voltage controlled attenuator (Fleming et al. 1979).
In this work a wide FET has been configured as a four-port directional coupler, 
where the source, gate and drain lines can be considered as coupled microstrip 
transmission lines. The gate bias controls the amount of coupling between source 
and drain. A test structure has been fabricated through an SERC initiative and it has 
been shown (Cryan et al. 1992) that the coupling between the source and drain can 
be controlled by the gate bias over a large frequency range.
In this paper, we develop a theoretical model for the wide FET and compare the 
modelled results with measured results from the test structure. The model can then 
be used to obtain an optimum FET structure, given a particular specification.
2. Modelling
In order to understand the device operation and achieve improved performance, a 
model for the device has been constructed. The coupled mode method (D’Agostino 
et al. 1992, Tripathi 1975, 1977) is used to calculate the propagation characteristics of 
the device and from these the six-port scattering parameters (5-parameters) can be 
derived.
Initially, the static capacitances of the three electrodes are calculated. These have 
been evaluated using the resistive network analogue technique (Lennartsson 1972). 
This technique solves the laplacian finite difference problem by introducing suitably 
chosen resistors between the nodes of the finite difference mesh. Circuit theory is then
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used to obtain the resistance matrix for the air dielectric interface, where the 
conducting strips are present. Since only the potential of those nodes on the strips is of 
importance all other nodes can be omitted, giving a much reduced resistance matrix. 
This is then inverted, and the capacitances are found from this conductance matrix.
Under the quasi-TEM approximation, the self- and mutual inductances of the 
structure can be calculated from these static capacitances.
The model is then extended by adding the intrinsic FET parameters, Cdep, Rdep 
and Rds (for / ds = 0) and the electrode resistances, Rg, Rd, and Rs as distributed 
elements shown in Fig. 1.
The series elements of the model, the inductances and electrode resistances, form 
the series impedance matrix for the structure, [Z] and the parallel elements form the 
shunt admittance matrix, [Y].
Having obtained the immitance parameters for the device, the propagation 
characteristics can be calculated using the coupled mode method (Tripathi 1975, 
1977). The total voltages and currents on the lines are expressed using the standard 
telegrapher’s equations, these can be written in matrix form as
Differentiating (1) with respect to z, substituting in (2) and assuming the form of 
V to be V = K0exp(—yz), a standard solution to this type of problem, where y is the 
propagation constant, we obtain (3):
(1)
(2)
y2[V) = [Z][Y][V] (3)
G A T E  
LIN E 2
D R A IN  
L IN E  1 P o r t  5
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L IN E 3
Figure 1. Unit cell for the distributed model o f a wide FET structure.
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Where y2 is the eigenvalue o f the equation. The solution o f this standard problem 
produces three eigenvalues which give three propagation constants, each represent­
ing a different mode o f propagation for the three-line system, these will be denoted 
a, b and c. From these eigenvalues, eigenvectors are obtained which are the voltage 
solutions for each o f the modes and it can be shown that they have forward and 
backward wave components. The total voltage on line 1 o f the system, obtained by 
superimposing the three modes, is
Vx =  A la ex.p ( -  yaz ) + A 2a exp ( +  yaz)  -I- A  t „ exp ( -  ybz)
+  A 2b exp (■+ ybz) +  A lc exp ( -  ycz) + A 2c exp ( +  y j )  (4)
The eigenvectors from (3) interrelate the mode voltages on each of the lines: if 
they are normalized with respect to the mode voltages o f line 1, the total voltages for 
the three lines can be written in matrix form
= + M  (5)
Where [V] is the 3 x 1  matrix of total voltages, [Rv] is the 3 x 3  matrix of 
normalized eigenvectors and [Aj] and [A2] are the 3 x 1  matrices of phasor voltage 
amplitudes of the forward and backward waves on line 1 for the three modes.
Defining mode admittance as the ratio of mode current to mode voltage, we can 
write
Where [/] is the 3 x 1 matrix of total currents, [Fm] is the 3 x 3  matrix of mode 
admittances, [A J and [A2] are the 3 x 1 matrices o f voltage mode amplitudes, the nega­
tive sign of the backward wave is required if this is to be a solution of equations (1) and 
(2) and •  implies multiplication of the individual elements of the matrix, i.e. if
[c] = [a] •  [b], then cyi = axy * 6 11.If(6 )is differentiated with respect to z, then we obtain
d̂ 1= - p j * [ n i M M 1+ /i2] (7)
where [y] is the 3 x 3 diagonal matrix of propagation constants.
If  (7) and (5) are substituted in (2), equation (8) is obtained:
(8)
Expressions for [Ym]£j- can now be written, and since each mode on each line is 
now expressed independently, not in the coupled form of (3), the mode impedance is 
simply the inverse o f the mode admittance, [Zm]y =  1 /[F m]y, the expressions are given 
in Appendix A .
The propagation characteristics of the FET have been derived, these are now 
used in a modal analysis, outlined below, which yields scattering parameters 
(5-parameters) for the six-port FET structure (Tripathi 1981). Each of the three lines 
is now treated as an uncoupled line with its own propagation characteristics. Firstly, 
we need to define the reflection (F) and transmission (T) coefficients for each mode
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Where x  denotes the mode a, b or c, k  line 1,2 or 3, Z™k the mode impedance and Z k 
the line terminating impedance. The terminating impedances are chosen such that the 
reflection coefficients for each mode are equal, for each of the three lines. These are 
referred to as non-mode-converting (NMC) terminations (Gunton and Paige 1978). 
These terminations ensure that when a mode is incident upon the terminations, the 
reflected and incident wave are of the same mode. The S-parameters will then be 
referenced to these NM C terminations, but they could be referenced to the standard 
50 Q using the theory outlined by Tripathi (1982). The S-parameters are then defined 
by choosing amplitudes for the three modes such that unity power wave is incident 
upon port 1 o f the six-port structure. The expressions for the S-parameters of the 
general symmetrical three-line structure are given in Appendix B.
3. Measured and modelled results
The FET chip measures 2-0 mm x 1 0 mm x 0-2 mm and is mounted on a brass 
pedestal with tape bonds connecting the terminals of the source and drain lines to 
incoming microstrip lines. Bias voltage is applied to the gate line via a choke coil; i.e. 
the gate connections are initially modelled as open circuits. The multiport connec­
tion method (Gupta et al. 1981) has been used to include the effect of the tape bonds 
by adding two-port networks to the basic six-port FET structure. The results from 
the multiport connection method agree exactly with those obtained from passing the 
six-port S-parameter block to EEsof™  and adding external inductances.
Measured and modelled results are shown in Fig. 2 for three different gate bias 
levels; 0 V, — 1-59V and — 2-5 V. Initially, the FET parameters were based on those 
given by Ayalsi (1982) and then optimized to give the best fit; R %, R s and R d were 
obtained by DC resistance measurement. Rdep has been assumed to be constant with 
bias. The dimensions of the FET are: coupled length =  1-5 mm, source length =  drain 
length =  38 pm, gate length =  1 pm, source-gate spacing =  drain-gate spacing =  2-3 pm 
and substrate thickness =  200 pm. Cdep and Rdep were set for each bias level, 
Cdep =  0-90, 0-47, 0-13 pF and Rds =  6Q, 200 Q, 60 kQ for 0V, -1 -59V , -2 -5 Y , 
respectively, Rg=150Q , R s = R d = 113Q and Rdep =  2 0 f i.
There is good agreement between the measured and the modelled data. All the 
trends and magnitudes are reproduced well up to 20 GFlz. These results show very 
little variation in reverse coupling, S2i,  but much larger variation in forward 
coupling, S41, which reduces to —20 dB from 4 to 8 GHz, at pinch-off. The results at 
pinch-off are similar to the classical two line microstrip backward wave coupler.
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Thus the device would seem to have two limiting states: (i) zero bias—the channel 
resistance is low ~  6 fi and there is an equal power split between ports 3 and 4, with 
slightly higher coupling to port 2; (ii) pinch-off—the structure behaves as a set of 
coupled lines on a lossless substrate, with port 3 isolated, port 4 the through-line and 
port 2 the backward coupled port.
Having developed a good model for the device, the effect of different gate 
terminations was investigated in order to improve the isolation of the forward 
coupled port and thus increase the amount of variation in the transmission to this 
port. Using the model, various terminations were placed at either end of the gate 
line; the most interesting results were obtained with 50 Q loads. This was then 
carried out experimentally using external loads connected to the gate via microstrip 
lines, with DC blocking capacitors to prevent the loads drawing high currents and 
damaging the gate line, these results are shown in Fig. 3. The model agrees very well 
with measured results and the level of S41 has decreased from around — 20 dB to 
— 28 dB from 4-6 GHz. Thus we have shown it is possible to obtain large variation 
in the coupling between ports 1 and 3 and ports 1 and 4 of the device, whilst 
maintaining relatively constant coupling in the reverse direction to port 2.
The microstrip lines connected to the gate enabled us to measure the complete 
six-port FET structure in a 50 Q system, this would check the performance of the 
model still further, and allow us to investigate coupling effects on to the gate line. In 
order to obtain low frequency data, the DC blocking capacitors were removed from 
the gate microstrip lines and the internal bias tees o f the HP8510 network analyser 
were used to apply the gate voltage. The symmetrical six port is completely 
characterized by eight S-parameters; four have been shown previously, the addi­
tional four associated with the gate are shown in Fig. 4. Again, good agreement is 
obtained and similar performance to the drain-source coupling is observed, with 
relatively constant reverse coupling S21 and large variation in the forward coupling 
S51. The insertion loss of the gate, S52, is quite high owing to the high DC series 
resistance caused by the small cross-sectional area of the gate.
4. Conclusion
A wide FET has been shown in a new type o f configuration, as a six-port where 
the source, gate and drain are considered as three coupled lines. The coupling 
between source and drain can be controlled by the DC bias applied to the central 
gate line. This novel device could have many applications including distributed 
switching, variable power dividing or combining, and variable coupling. Variable 
coupling has been presented, and a model of the wide FET has been developed 
taking into account the distributed nature of the device. Results from the model 
compare well with measured data. The model has been used to obtain improved 
performance for such devices, in terms of isolation and variation in coupling.
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Figure 2. S-parameters o f a wide FET structure for different gate bias levels with an open
circuited gate.
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Figure 3. S-parameters of a wide FET structure for different gate bias levels with a 50fi
terminated gate.
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Figure 4. Gate associated S-parameters o f a wide FET structure for different gate bias levels
with a 50 Q terminated gate.
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Appendix A
For the case of lines 1 and 3 of equal width, the voltage eigenvectors are found to be
( A l )
1 1 1
[ Ry ]  = 0 Ryb R„c
- 1  1 1
we can now write the expressions for the mode impedances
l aZ m    y m   al —^a3 —
Z m   y m   bl  — ^ b 3 “
^11-^13
l b
Z "2 2Yt2 +
Z m   7 m  
c l  _  ^ c 3  —
y m  _  ^c2 —
Ylt + Yl3 + R„Y12




The six port S-parameters for the case of lines 1 and 3 of equal width and NMC 
terminations are
s -5 -  4311 — R. L2 2 ( R „ - R „ j r i  +  2(Ryb- R J
s2I=(rb-rc) RybRyc 1
2 (Rvb~ R\c)
S31 = - ^ +
r„ , ( —Ryc^b+^ybO
2( R y  b ~ R y c )
e _  Ta ( — RycTb + RvbTc) 
41 “  2 2 (Rvb- R J
S5l = (Tb- T c) 
T
S61= ^ -  
S22 =
S „  =
RybRyc 1
R,
( R y b  — R y e )
R„t,
Th + ,
61 2 2(Ryb- R J  b '2 (Ryb- R vc)
(—Rycrc + Tvbrb)
2(Ry b ~  « v c )
(—KyĈ c + ̂ vb^b)
( B l )
52 2(Rvh- R J
All other S-parameters can be derived from these using symmetry.
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A bstract
wide FET is considered as a voltage controlled di- 
ctional coupler. A model for the device has been de­
doped taking into account the distributed nature of 
he device. The six port measured and modelled S- 
arameters are shown to 20GHz. The results show large 
variation in coupling between source and drain.
In troduction
As MMIC technology has matured there has been much 
interest in non-standard FET structures, where the flex­
ibility of the MMIC design process has been used to 
design novel devices. Wide FET’s have been used as 
ravelling wave FETs, where a growing wave propagates 
long the FET [1] and a Schottky contact coplanar line 
has been used as a voltage controlled attenuator [2]. In 
his work a wide FET has been configured as a four port 
iirectional coupler, where the source, gate and drain 
ines can be considered as coupled microstrip transmis- 
ion lines and the gate bias controls the amount of cou- 
ling between source and drain. A test structure has 
een fabricated with a coupled length of 1.5mm and it 
as been shown [3 ] that the coupling between the source 
nd drain can be controlled over a large frequency range. 
■1 typical wide FET structure is shown in figure 1, this 
hip measures 1.0mm x 3.0mm. A theoretical model of 
he wide FET has been developed taking into account 
he distributed nature of the device and the parasitics 
associated with mounting the device have also been in­
cluded. The modelled results are compared with mea- 
ured results from the test structure and good agreement 
"as been obtained. The model has been used to investi­
gate the effects of different gate terminations, improved 
Performance was predicted, and has been obtained, with 
"Of) loads.
M odelling
In order to understand the device operation and achieve 
‘Uiproved performance, a model for the device has been 
constructed. The coupled mode method, [1], [4] is used 
to calculate the propagation characteristics of the de­
vice and from these the six-port Scattering parameters 
(S-parameters) can be derived. Firstly the static ca­
pacitances of the three electrodes are calculated. These 
have been evaluated using the resistive network ana­
logue technique [5]. This technique solves the Lapla- 
cian finite difference problem by introducing resistors 
between the nodes of the finite difference mesh. If con­
ducting strips are introduced into the resistive mesh, it 
can be shown [5] that the sum of the currents flowing 
into the nodes occurring on the strips is proportional to 
the charge density at that point. The sum of all strip 
node currents gives the total charge on the strip and 
hence the capacitance can be found. Under the Quasi- 
TEM approximation, the self and mutual inductances 
of the structure can be calculated from the static ca­
pacitances. The model is then extended by adding the 
intrinsic FET parameters, Cd e p ,  R<fep and Rds as dis­
tributed elements (@ Id3 =0). A diagram of the FET 
model is shown in fig. 2. The distributed immittance 
parameters are derived for the device and the propa­
gation characteristics can be calculated using the cou­
pled mode method. This analysis shows that such a 
three-line structure supports three possible modes, each 
having its own complex propagation constant. A mode 
impedance for each of the modes, on each of the lines is 
then calculated. These propagation characteristics are 
then used in a modal analysis which yields the scattering 
parameters for the six port FET structure.
M easured and M odelled Results
The FET chip measures 2.0minx 1.0mm x 0.2mm and is 
mounted on a brass pedestal with tape bonds connecting 
the terminals to incoming microstrip lines. Initially dc 
was applied to the gate line via a bias resistor mounted 
in a high impedance line. These results are shown in 
fig. 3, it can be seen that at zero bias, when the channel 
resistance is low, the power incident on the source line 
splits equally between the output of the source line , 
S6 i and the forward coupled port of the drain line, S4 1 , 
with slightly higher coupling to the backward coupled 
port of drain line, S3 1 . At pinch off the device acts as 
a set of coupled lines on a low loss substrate, with the 
output of the source as the through line and the drain 
line exhibiting backward coupling and forward isolation. 
The modelled results were found to agree very well with 
the measured results up to 20GHz. The model was then
1
r
used to find the gate terminations that resulted in the 
largest variation in forward coupling to the drain, these 
were found to be 50f2 loads. External 50f2 loads were 
then connected to the gate line via microstrip trans­
mission lines and the results are shown in fig. 4. The 
forward transmission to the drain line , S41 is seen to 
| be reduced by approximately 5dB at V g =  —1.5V from 
4 to 6 GHz. S31 is slightly reduced, but still remains 
relatively constant. Thus an improvement in the iso­
lation of the source and drain lines has been obtained 
with the addition of 50Q loads. The transmission lines 
attached to the gate line have allowed the gate associ­
ated S-parameters to be measured. These are shown in 
fig. 5, directional coupling is again observed and they 
show good agreement between measured and modelled 
results. Thus the model shows good agreement for all 
eight S-parameters required to fully describe a symmet­
rical six port.
Conclusion
A wide FET has been shown in a new type of configura­
tion, as a six port where the source, gate and drain are 
considered as three coupled lines. The coupling between 
source and drain can be controlled by the d.c. bias ap­
plied to the central gate line. This novel device could 
have many applications including distributed switching, 
variable power dividing or combining, variable coupling 
and variable phase shifters. Variable coupling has been
I
 presented, and a model of the wide FET has been de­
veloped taking into account the distributed nature of 
the device. Results from the model compare well with 
measured data. The model has been used to obtain 
improved performance for such devices, in terms of iso­
lation and variation in coupling.
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ABSTRACT
A wide FET is considered as a voltage controlled di­
rectional coupler. A model for the device has been 
developed taking into account the distributed nature 
of the device. Measured and modelled six port S- 
parameters for three such devices are presented from 
0.1-*20GHz. Directional coupling is observed between 
source and drain lines, the directivity of which is tun­
able by d.c. gate bias. Tunable directivities of greater 
than 20dB from 6  to 12GHz are predicted for the de­
embedded device.
INTRODUCTION
There has been much interest in recent years in non­
standard FET structures, made feasible by the flexi­
bility of the GaAs MMIC design process. Travelling 
wave FETs that are 1.2mm wide have been fabri­
cated, here a growing wave propagates down the de­
vice, giving very broadband gain [1] and Schottky 
contact coplanar line has been used as a voltage con­
trolled attenuator [2 ]
In this work three wide FETs with different widths 
and electrode dimensions are configured as six ports. 
Directional coupling is observed between source and 
drain lines, gate and drain, and gate and source lines. 
As in standard microstrip couplers backward cou­
pling and forward isolation is observed. The variation 
of the six port scattering parameters (S-parameters) 
for each device are shown for different gate bias, from 
0.1GHz. to 20GHz. It is found that, for the source 
and drain lines, once the channel resistance is reason­
ably high, > 1 0 0 f2 , the forward coupling and inser­
tion loss remain relatively constant, while the forward 
isolation is tunable with gate bias, thus the directiv­
ity of the coupler can be tuned. Such devices could 
find application within microwave measurement sys­
tems where coupler directivity is often the limiting 
factor on performance. On-chip tunability would be 
extremely desirable in MMIC applications where very 
tight specifications are required or where process vari­
ation needs to be corrected for. The tuning voltage is 
applied only to the gate of the FET, thus negligible 
power is consumed.
A theoretical model of the wide FET has been de­
veloped, measured and modelled results will be pre­
sented showing good agreement for all three struc­
tures. This model can be used to obtain optimum 
device geometries for a given coupler specification.
MODELLING
A coupled mode method [I], [3] is used to calcu­
late the propagation characteristics of the device and 
from these the six-port S-parameters can be derived. 
Firstly the static capacitances of the four conductor 
system are calculated. These have been evaluated 
using the resistive network analogue technique [4]. 
This technique solves the Laplacian finite difference 
problem by introducing resistors between the nodes 
of the finite difference mesh. If the conducting strips 
are then introduced into the resistive mesh, it can 
be shown [4] that the sum of the currents flowing 
into the nodes occurring on the strips is proportional 
to the charge density at that point. The sum of all 
strip node currents gives the total charge on the strip 
and hence the capacitance can be found. Since only 
the currents and voltages on the strips are of interest 
the size of matrix to be inverted in order to evalu­
ate the currents is dramatically reduced, normally by 
two orders of magnitude, thus considerably reducing 
the computation time. Initially zero thickness lines 
were assumed, this has now been extended to the 
finite thickness case. Under the Quasi-TEM approxi­
mation, the self and mutual inductances of the struc­
ture can be calculated from these static capacitances. 
These capacitances are modified by the presence of 
the gate depletion region; the depletion region masks 
the capacitance between source-gate and drain-gate, 
thus only the air path capacitances are included. The 
model is then extended by adding the intrinsic FET 
parameters, Cd c p ,  Rd e p ,  R *, C d s and Rn+ as dis­
tributed elements (@ Ids=0). The series resistances 
of the source, gate and drain lines are also included. 
In particular the gate resistance is quite high, of the 
order of 100Kf2/m, which has been obtained from low 
frequency S-parameter measurements. A diagram of 
the FET model is shown in figure 8 . The distributed 
immitance parameters are derived for the device and 
the propagation characteristics can be calculated us­
ing a coupled mode method. This analysis shows 
that such a three-line structure supports three possi­
ble modes, each having its own complex propagation 
constant. A mode impedance for each of the modes, 
on each of the lines, is then calculated. These propa­
gation characteristics are then used in a modal anal­
ysis which yields the scattering parameters for the
1
I  port I 'ET  structure. This analysis is described
I  more detail by the authors in [5]. The effect of
t|,e external tape bonds has been modelled using the 
ftiultiport connection method, in which inductances 
1 are added in series to each of the six ports enabling 
the embedded S-parameters to be calculated.
RESULTS.
The devices have been fabricated on 200/im GaAs 
through the Eurochip programme at GEC MMT Ltd. 
The FET’s have three different geometries:- FET 1:
' width =  1.33mm, source =  drain length =  94/im;
I FET 2 : width =  1.50mm, source =  drain length 
-  38//m; FET 3: width =  2.00mm, source =  drain 
length =  22/im. The chips are mounted on a brass 
pedestal with tape bonds connecting the terminals 
to incoming microstrip lines. The gate line is also 
connected to microstrip lines, enabling full six port 
characterisation of the device. Measured and mod­
elled results are shown in figures 1 - 6  and show good 
agreement. The three devices exhibit the same gen­
eral behaviour : in the zero bias state the power in­
cident on the source line splits equally between the 
source and drain outputs, with slightly higher back­
ward coupling to the drain input ; as the reverse bias 
on the gate increases, the channel resistance increases 
and the source and drain lines begin to act as a set 
| of coupled lines on a low loss substrate. The back­
ward coupling, S3 1  increases with increasing electrode 
length, for FET 3 at 10GHz S3 i=-5dB, for FET 2 
S3 i= - 6 dB and for FET 1 S3 i= - 8 dB, this trend agrees 
with that of passive coupled microstrip lines. The ef­
fect of electrode width is also observed, FET 1, the 
widest FET, shows the lowest frequency of maximum 
backward coupling. The main feature of interest is 
, the tunable resonance observed in the forward isola­
tion, S 4 1 ,  this is at a maximum for FET 3 at -40dB, 
this corresponds to a directivity of greater than 30dB. 
The resonance can be tuned across a 2-3GHz band 
f. with little change in backward coupling, return loss 
I or insertion loss. In FETs 1 and 2 the resonance is 
I observed to be much lower Q. The gate associated 
J S-parameters have been measured and modelled and 
J also show good agreement. Directional coupling is 
i  again observed, with much lower directivities and less 
I tunability. The effect of high gate resistance is seen 
in the low level of S 5 2  at low frequency.
I The model was then used to predict the de-embedded 
performance of the FET, with the effect of the exter­
nal tape bonds reduced, from 0.3nII to 0.05nH. This 
I is more representative of the connection inductance if 
the FET was integrated into a system on chip. The 
results for FET 2 are shown in figure 7. There is 
[ as marked improvement in all the coupler’s key pa­
rameters. The return loss has been reduced to ~
[ — 15dB across the whole band, the insertion loss has 
been reduced from 4-6dB to 3-5dB @ 10GHz, whilst 
the backward coupling has remained unchanged and
as expected the isolation has improved substantially. 
This simulation predicts a directivity of greater than 
20dB from 6  to I2GIIz, moreover it is tunable within 
this band. This simulation highlights the difficulties 
inherent in measuring four port devices, even with on- 
wafer probing; reflections from terminated ports lead 
to inaccuraccies and it is hoped that with the use of 
on chip terminations, the intrinsic performance of the 
device can be measured.
CONCLUSION.
A wide FET has been shown in a new type of configu­
ration, as a six port where the source, gate and drain 
are considered as three coupled lines. The forward 
isolation and hence the directivity between source 
and drain can be controlled by the d.c. bias ap­
plied to the central gate line. Three such devices have 
been fabricated and characterised, a model has been 
developed for the wide FET and the modelled re­
sults show good agreement with measured data. This 
novel device could have many applications including 
variable directivity couplers, variable power divid­
ing or combining, distributed switching and variable 
phase shifters. The model developed has been used 
to predict the de-embedded performance of the FET 
without the influence of tape bond connections, very 
high, tunable directivities are predicted. Using the 
developed model the FET geometry for optimum cou­
pler performance in terms of isolation and coupling 
over a given frequency range, can now be obtained.
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Fig 8. U nit cell for the distributed m odel o f a FET.
A ppendix B
Six-port S-param eters
The six port S-parameters for the case of lines 1 and 3 of equal width and NMC terminations 
are
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All other S-parameters can be derived from these using symmetry.
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